EEWORLDEEWORLDEEWORLD

Part Number

Search

1812A2000131GQT

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP
CategoryPassive components    capacitor   
File Size695KB,2 Pages
ManufacturerSyfer
Related ProductsFound11parts with similar functions to 1812A2000131GQT
Download Datasheet Parametric View All

1812A2000131GQT Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP

1812A2000131GQT Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
package instruction, 1812
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.00013 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high3.2 mm
JESD-609 codee0
length4.5 mm
Manufacturer's serial number1812
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance2%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, 7 INCH
positive tolerance2%
Rated (DC) voltage (URdc)200 V
seriesSIZE(HIGH Q)
size code1812
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn90Pb10) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
width3.2 mm
Base Number Matches1
High Q
Capacitors
MS Range
The Syfer MS range offers a
very stable, High Q material
system that provides excellent,
low loss performance in
systems below 3GHz. The
range is available in 0402 to
3640 case sizes with various
termination options including
FlexiCap™. This range of high
frequency capacitors is suitable
for many applications where
economical, high performance
is required.
Specification
Capacitance Values
See Capacitance table overleaf
Mechanical
Termination Material
See Ordering Information overleaf
Solderability
IEC 60068-2-58
Printing
Consult sales office
Lead Free Soldering
Termination codes J and Y ranges are
fully compliant with the RoHS and WEEE
directives and parts are compatible
with lead free solders.
Climatic Category
55/125/56
Reeled Quantities
See Capacitance table overleaf
Electrical
Operating Temperature
-55°C to +125°C
Temperature Coefficient
(Typical)
0 ± 30 ppm/°C
Insulation resistance at +25°C
>100GΩ
Insulation resistance at +125°C
>10GΩ
Ageing rate
None
Piezoelectric Effects
None
Dielectric Absorption
None
Dimensions
L1
T
SA
AR MPLE
REF E AVA KITS
IL
E
OR R TO ABLE
S
S
FOR YFER ALES
DET .COM
AIL
S
W
L2
Size
0402
0505
0603
0805
1206
1111
1210
1812
2220
2225
38/09
3640
Length (L1)
mm (inches)
1.00 ± 0.10 (0.039 ± 0.004)
1.40 ± 0.38 (0.055 ± 0.015)
1.60 ± 0.20 (0.063 ± 0.008)
2.00 ± 0.30 (0.080 ± 0.012)
3.20 ± 0.30 (0.126 ± 0.012)
2.79 +0.51 -0.25 (0.11 +0.02 -0.01)
3.20 ± 0.30 (0.126 ± 0.012)
4.50 ± 0.35 (0.180 ± 0.014)
5.70 ± 0.40 (0.225 ± 0.016)
5.70 ± 0.40 (0.225 ± 0.016)
9.15 ± 0.50 (0.360 ± 0.020)
Width (W)
mm (inches)
0.50 ± 0.10 (0.020 ± 0.004)
1.40 ± 0.25 (0.055 ± 0.010)
0.80 ± 0.20 (0.031 ± 0.008)
1.27 ± 0.20 (0.050 ± 0.008)
1.60 ± 0.20 (0.063 ± 0.008)
2.79 ± 0.38 (0.110 ± 0.015)
2.50 ± 0.30 (0.100 ± 0.012)
3.20 ± 0.30 (0.126 ± 0.012)
5.00 ± 0.40 (0.197 ± 0.016)
6.30 ± 0.40 (0.250 ± 0.016)
10.16 ± 0.50 (0.400 ± 0.020)
Thickness (T)
mm (inches)
Termination Band (L2)
mm (inches)
min
max
0.40 (0.016)
0.50 (0.020)
0.40 (0.016)
0.75 (0.030)
0.75 (0.030)
0.63 (0.025)
0.75 (0.030)
1.00 (0.039)
1.00 (0.039)
1.00 (0.039)
1.50 (0.059)
0.10 (0.004)
0.13 (0.005)
0.10 (0.004)
0.13 (0.005)
0.25 (0.010)
0.13 (0.005)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.50 (0.020)
0.60 max (0.024 max)
1.27 max (0.050 max)
0.80 max (0.031 max)
1.30 max (0.051 max)
1.70 max (0.067 max)
2.54 max (0.100 max)
2.00 max (0.079 max)
2.50 max (0.098 max)
2.50 max (0.098 max)
2.50 max (0.098 max)
2.50 max (0.098 max)

1812A2000131GQT Similar Products

Part Number Manufacturer Description
1812Y2000131GQR Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT
1812J2000131GQB Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT
1812Y2000131GQB Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT
1812A2000131GQR Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP
1812A2000131GQB Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP
1812Y2000131GQT Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT
1812J2000131GQR Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT
1812J2000131GQT Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT
1812H2000131GQT Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP
1812H2000131GQB Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP
1812H2000131GQR Syfer Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00013uF, Surface Mount, 1812, CHIP
IP Technology in Chip Design
1 Introduction The chip design industry is facing a series of challenges: System -on-a-Chip ( SoC ) has become the focus of the IC industry. The chip performance is getting stronger and stronger, the ...
ruopu PCB Design
Request the schematic diagram PDF of the minimum system board STM32F103VET6
Does anyone have the schematic diagram PDF of the minimum system board for STM32F103VET6? Please send me an email to [email]zywindows8@vip.qq.com[/email] I would be grateful....
国土安全局 stm32/stm8
MSP430 Tutorial 4: MSP430 MCU Debug Interface and JTAG Emulator Schematic
[align=left]Introduction to MSP430 MCU Debug Interface[/align][align=left]The MSP430F1, F2, and F4 series products use a 4-wire JTAG interface. That is, TMS (mode selection), TCK (JTAG clock signal), ...
qinkaiabc Microcontroller MCU
Cost-effective C2000 product: TMS320F28075
主要特点:[list] [*]MS320C28x 32-Bit CPU[list] [*]120 MHz [*]IEEE 754 Single-Precision Floating-Point Unit (FPU) [*]Trigonometric Math Unit (TMU) [/list] [*]Programmable Control Law Accelerator (CLA)[list]...
dontium Microcontroller MCU
US Congress stipulates that robots will be used in one-third of ground combat by 2015
I was a little shocked when I saw this news. If that happens, Chinese engineers will be under great pressure. Reposted from China.com Community, Tencent News also has it. Here is the full text: From t...
ddllxxrr Robotics Development
MSP430 interrupt priority and interrupt nesting
MSP430 interrupt priority, on/off, and interrupt nestingThe priority order from high to low is:PORT2_VECTOR (1 * 2u) /* 0xFFE2 Port 2 */PORT1_VECTOR (4 * 2u) /* 0xFFE8 Port 1 */TIMERA1_VECTOR (5 * 2u)...
fish001 Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2050  2236  1316  1125  1006  42  46  27  23  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号