EEWORLDEEWORLDEEWORLD

Part Number

Search

531AA284M000BGR

Description
LVPECL Output Clock Oscillator, 284MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AA284M000BGR Overview

LVPECL Output Clock Oscillator, 284MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA284M000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency284 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
Optimizing DSP Power Budget
Multicore DSP implementations require intelligent power management given the plethora of voltage and current requirements for the core, memory, I/O, and other rails. An important performance benchmark...
Jacktang DSP and ARM Processors
Headhunting position: Beijing Fortune 500 recruits senior Symbian developers - C++
Headhunting position: Beijing Fortune 500 is looking for senior Symbian R&D-C++ with corresponding specific JD. The client is a Fortune 500 foreign company. To do mobile Symbian system R&D, generally ...
bestden Embedded System
Valentine's Day Gift
[font=微软雅黑][size=4]Valentine's Day is coming. I wonder what gifts I will receive on Valentine's Day this year. How about you? Did you receive any? Or did it arrive? {:1_126:} In the past two years, I ...
lightxixi Talking
I have a question about digital signal processing. I don't need to deal with hardware yet.
Given the required error range in the time domain, how to find the filter with the maximum attenuation in the frequency domain?...
hellomankind FPGA/CPLD
Electronics Abbreviations Version 1.0
AC (alternating current) Alternating current A/D (analog to digital) Analog/digital converter ADC (analog to digital converter) ADM (adaptive delta modulation) ADPCM (adaptive differential pulse code ...
JasonYoo RF/Wirelessly
Discussion: Internet of Vehicles: Who will dominate the world?
As 5G technology becomes increasingly mature, the integration of intelligence, networking, mobility and the automotive industry is becoming increasingly in-depth, which is what people often call the I...
EEWORLD社区 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1635  459  2591  1912  1660  33  10  53  39  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号