EEWORLDEEWORLDEEWORLD

Part Number

Search

M1021-12I161.1328LF

Description
Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36
CategoryWireless rf/communication    Telecom circuit   
File Size311KB,10 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

M1021-12I161.1328LF Overview

Support Circuit, 1-Func, CQCC36, 9 X 9 MM, CERAMIC, LCC-36

M1021-12I161.1328LF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeLCC
package instructionQCCN,
Contacts36
Reach Compliance Codecompliant
JESD-30 codeS-CQCC-N36
JESD-609 codee3
length8.99 mm
Number of functions1
Number of terminals36
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height3.1 mm
Nominal supply voltage3.3 V
surface mountYES
Telecom integrated circuit typesATM/SONET/SDH SUPPORT CIRCUIT
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formNO LEAD
Terminal pitch0.635 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width8.99 mm
Integrated
Circuit
Systems, Inc.
Product Data Sheet
M1020/21
VCSO B
ASED
C
LOCK
PLL
G
ENERAL
D
ESCRIPTION
The M1020/21 is a VCSO (Voltage Controlled SAW
Oscillator) based clock jitter
attenuator PLL designed for clock
jitter attenuation and frequency
translation. The device is ideal for
generating the transmit reference
clock for optical network systems
supporting up to 2.5Gb data rates.
It can serve to jitter attenuate a
stratum reference clock or a recovered clock in loop
timing mode. The M1020/21 module includes a
proprietary SAW (surface acoustic wave) delay line as
part of the VCSO. This results in a high frequency,
high-Q, low phase noise oscillator that assures low
intrinsic output jitter.
P
IN
A
SSIGNMENT
(9 x 9 mm SMT)
MR_SEL3
GND
NC
DIF_REF0
nDIF_REF0
REF_SEL
DIF_REF1
nDIF_REF1
VCC
MR_SEL2
MR_SEL0
MR_SEL1
LOL
NBW
VCC
DNC
DNC
DNC
27
26
25
24
23
22
21
20
19
28
29
30
31
32
33
34
35
36
M1020
M1021
(Top View)
18
17
16
15
14
13
12
11
10
P_SEL0
P_SEL1
nFOUT0
FOUT0
GND
nFOUT1
FOUT1
VCC
GND
F
EATURES
Integrated SAW delay line; low phase jitter of < 0.5ps
rms, typical (12kHz to 20MHz)
Output frequencies of 62.5 to 175 MHz
(Specify VCSO output frequency at time of order)
LVPECL clock output (CML and LVDS options available)
Reference clock inputs support differential LVDS,
LVPECL, as well as single-ended LVCMOS, LVTTL
Loss of Lock (LOL) output pin
Narrow Bandwidth control input (NBW pin)
Hitless Switching (HS) options with or without Phase
Build-out (PBO) to enable SONET (GR-253) / SDH
(G.813) MTIE and TDEV compliance during reselection
Pin-selectable feedback and reference divider ratios
Industrial temperature grade available
Single 3.3V power supply
Small 9 x 9 mm SMT (surface mount) package
Figure 1: Pin Assignment
Example I/O Clock Frequency Combinations
Using
M1020-11-155.5200 or M1021-11-155.5200
Input Reference
Clock (MHz)
(M1020)
(M1021)
GND
GND
GND
OP_IN
nOP_OUT
nVC
VC
OP_OUT
nOP_IN
1
2
3
4
5
6
7
8
9
PLL Ratio
(Pin Selectable)
(M1020)
(M1021)
Output Clock
(MHz)
(Pin Selectable)
19.44 or 38.88
77.76
155.52
622.08
8 or 4
2
1
0.25
155.52
or
77.76
Table 1: Example I/O Clock Frequency Combinations
S
IMPLIFIED
B
LOCK
D
IAGRAM
Loop
Filter
M1020/21
NBW
LOL
MUX
DIF_REF0
nDIF_REF0
DIF_REF1
nDIF_REF1
REF_SEL
MR_SEL3:0
4
Phase
Detector
0
1
R Div
VCSO
M Divider
M/R Divider
LUT
P Divider
(1, 2, or TriState)
TriState
FOUT0
nFOUT0
FOUT1
nFOUT1
P_SEL1:0
2
P Divider
LUT
Figure 2: Simplified Block Diagram
M1020/21 Datasheet Rev 1.0
M1020/21 VCSO Based Clock PLL
Revised 28Jul2004
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
Networking & Communications
w w w. i c s t . c o m
tel (508) 852-5400
IAR compiler stack push problem when calling function
When writing a 51 program using IAR, I found that some functions pushed the compiler return address onto the stack when they were called, but some functions did not push the return address onto the st...
chennan Embedded System
【National Technology N32G430】8. Evaluation Summary
[i=s]This post was last edited by lugl4313820 on 2022-10-25 10:40[/i]【National Technology N32G430】7. CAN test - Domestic chip exchange - Electronic Engineering World - Forum (eeworld.com.cn) 【National...
lugl4313820 Domestic Chip Exchange
Transistor electronic filter
In many electronic circuits, especially some small signal amplifier circuits, their power supplies often add a first-stage transistor electronic filter, whose circuit structure is shown in Figure J1. ...
fighting Analog electronics
[Show samples] + belated application tips
[i=s]This post was last edited by mzb2012 on 2016-2-27 16:26[/i] [Showing samples] + Belated sharing of sample experience 1. Application background I recently started an electric car project, which re...
mzb2012 TI Technology Forum
LM337 as DC power supply
Just finished it~~ I think it's pretty good~~ I'm sharing it... [[i] This post was last edited by jordanwys on 2010-3-5 12:01[/i]]...
jordanwys Analog electronics
UCOS has a few questions about email.
Question 1: If a task is waiting for a mailbox message, if the task does not receive the message, should the task be suspended? Question 2: Then an interrupt sends a message to the mailbox, should the...
乱起东城 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 521  927  140  960  2809  11  19  3  20  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号