530UB629M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530UB629M000DGR

530UB629M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 629MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UB629M000DGR Overview

CMOS/TTL Output Clock Oscillator, 629MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB629M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	629 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Working principle circuit diagram of refrigerator protector composed of TWH8751

STK4141 II power amplifier circuit diagram

Integrated circuit BTL amplifier 02

Step-down voltage regulator circuit diagram

Full wave light control circuit

Low speed monostable circuit

About DM9000AE eboot driver (wince): Is there an eboot driver for DM9000AE? Can you send me one? When I am debugging the bootloader, I find that the Probe fails and the network card chip cannot be found. The light on the board is not on....; losng Embedded System

Newbie's question!! First aid, about CCS loading .out problem: I use two boards controlled by Zhongda F28016 brushless motor. When I think I am ready, I load the .out file with CCS3.3, and the error " data verification failed at address 0x3F8000 please verify tar...; shesay Microcontroller MCU

【Reprint】One-click access ASUS M4A89GTD pro/USB3.0: After the 785G was launched, all manufacturers have done their best to develop a method that allows users to open the core more conveniently. This time, we got the newly launched AMD 890GX chipset ASU...; chengj Embedded System

Question: What does (+ 30 absolute ) mean after IAR for MSP compilation?: MSP430 80bytes of DATA memory (+ 30 absolute ) + 30 absolute? What does it mean? 102 bytes of DATA memory (+ 30 bytes shared) + 30 bytes shared??? What does it mean?...; hanskying666 Microcontroller MCU

It is recommended that you use real-person avatars to make your posts more humane.: Today, I was also inspired by the photos posted by the moderator "Death God", and I saw that the pictures on the blog will be automatically linked to the forum. I was surprised to find that using real...; soso Suggestions & Announcements

Error when simulating ulink2: What is the reason for this error?Related settings:Notes:Soft simulation is no problem There is no problem downloading and runningIs there something wrong with the ulink2 address setting?Embest stm32V...; swack stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components