531AA468M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AA468M000BGR

531AA468M000BGR: DescriptionLVPECL Output Clock Oscillator, 468MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA468M000BGR Overview

LVPECL Output Clock Oscillator, 468MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA468M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	468 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

USB interface circuit design of FT245BM and FPGA

Power amplifier composed of STK4151

Fast charging IC (MAX712/713) and its application circuit

Fast constant current automatic power-off nickel-cadmium battery charging circuit

Four-channel operational amplifier frequency selection encoding circuit

SRPP tube preamplifier circuit diagram

[Zhongke Bluexun AB32VG1 RISC-V board "running into" RTT evaluation] Timer PWM mode and servo application: [i=s]This post was last edited by xiyue521 on 2021-5-11 01:12[/i]1. There are not many configurations and functions of PWM, mainly two:rt_pwm_set(pwm_dev, PWM_DEV_CHANNEL, period, pulse);rt_pwm_enable...; xiyue521 Domestic Chip Exchange

BOOST boost chopper circuit input voltage reduction: I use a voltage regulator to power it, input 8V, and when it is connected to the circuit, it is pulled down to 2V. What is the reason? Is it because the MOS tube has insufficient driving force?...; 只因陌路 Power technology

Altium Designer 16 software installation and cracking detailed graphic tutorial (with successful cracking): [color=rgb(51, 51, 51)][size=4]Today I took the time to write a detailed graphic tutorial on how to install and crack Altium Designer 16 software. It is the first to be released on the entire network....; 小崇伟 PCB Design

Which friend can help me? I am in a hurry and can't eat.: The tooling equipment on the production line is old and slow. I need to make something new. Can anyone give me some advice? The things to be tested are as shown in the attachment....; 硬制合金 MCU

USB camera drawing: USB camera diagram [[i] This post was last edited by Simon on 2009-5-13 19:37 [/i]]...; 西门 Embedded System

Installation Problem of SQL Mobile in Wince5.0 Arm (SQL CE 3.0): I installed SQL Mobile on WinCE5.0 ARM system. The installation process is as follows: Copy * NETCFv2.wce5.armv4i.cab * sqlce30.wce5.armv4i.CAB * sqlce30.dev.ENU.wce5.armv4i.CAB * sqlce30.repl.wce5.ar...; yuewei167 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components