531UC1381M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531UC1381M00DGR

531UC1381M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1381MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UC1381M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1381MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UC1381M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1381 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

On and off states generate fixed-width pulse circuit

The role of accelerating capacitors

Use low operating voltage relays for mains circuits c

vacuum cleaner circuit

Closed-loop control circuit diagram of single-ended forward converter

MAX2606FM wireless transmitter circuit

Phone Recording: Can the STM32 ADC directly sample the telephone line signal to achieve the effect of recording?...; 第七天魔王 stm32/stm8

I recently encountered a problem when I was learning TI's C2000.: I used the routine given by TI. When I used CCS to check the value of the variable, I found that the value of the variable did not change at all. I checked the value of the variable first, then let it...; NO.S Microcontroller MCU

Why do beautiful women always look for fat men as their husbands?: We often see couples of beauty + fat man on the streets. I write this article to encourage fat men! On university campuses, most campus beauties hold the hands of fat men. It is an indisputable fact t...; 探路者 Talking

The Ultimate Performance Review of a 7.5-Digit Multimeter: [i=s]This post was last edited by eenuts on 2016-1-29 14:39[/i] The previous two 7.5-digit multimeter review articles have been moved to the information release area by the moderator...If you are inte...; eenuts Test/Measurement

Good book sharing - Altera FPGA/CPLD design (Basics): [b][float=left]Altera FPGA/CPLD Design (Basics)[/float] [float=left][backcolor=rgb(253, 253, 253)][font=宋体][size=12px][color=rgb(160, 160, 160)][backcolor=transparent][url=http://baike.baidu.com/link?...; CMika FPGA/CPLD

MSP430UIF has a special promotion, come and have a look if you need it (it is really good): I know it's not good to advertise, but it's really a very good event. Those who need it can go buy it. I won't send it out if it's not so affordable. The original price is 500, but it's on sale at a l...; ladyjiajia Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components