MMCK-67132V-45 datasheet, PDF - EEWORLD Datasheet

MMCK-67132V-45: DescriptionDual-Port SRAM, 2KX8, 45ns, CMOS, CDIP48,; Categorystorage storage; File Size911KB，15 Pages; ManufacturerTEMIC; Websitehttp://www.temic.de/

Download Datasheet Parametric View All

MMCK-67132V-45 Overview

Dual-Port SRAM, 2KX8, 45ns, CMOS, CDIP48,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	TEMIC
Reach Compliance Code	unknown
Maximum access time	45 ns
I/O type	COMMON
JESD-30 code	R-CDIP-T48
JESD-609 code	e0
memory density	16384 bit
Memory IC Type	DUAL-PORT SRAM
memory width	8
Number of functions	1
Number of ports	2
Number of terminals	48
word count	2048 words
character code	2000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	2KX8
Output characteristics	3-STATE
Exportable	YES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP48,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum standby current	0.00002 A
Minimum standby current	2 V
Maximum slew rate	0.15 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL

Are there any recommendations for energy harvesting chips?: I've seen Linear's energy harvesting chip, and I'd like to ask if other companies have made it:kiss: :kiss: :kiss: :kiss:...; shuigui Power technology

input delay /output delay ？: module ad(input clk ，en ,input [7:0]AD，output wire AD_CLK ); wire PLL_CLK1,PLL_CLK2 ; PLL1 PLL1(clk ,PLL_CLK1) ; PLL2 PLL2(clk,PLL_CLK2) ; assign PLL_CKJ3 = en ? PLL_CLK2 : PLL_CLK1 ; lcell lcell_inst...; eeleader FPGA/CPLD

Buttonless kitchen timer: Although using a 108MH microcontroller as a timer is a bit big and insignificant, this small work also uses modules such as timer, ADC, interrupt and GPIO. The principle of the work is mainly to use t...; serialworld GD32 MCU

What does a non-tri-state bus mean?: The AHB bus protocol says that it is a non-tristate implementation. Does it mean that there can be no high-impedance state during the AHB control process? If a branch assignment operation is performed...; eeleader FPGA/CPLD

Master guide fpga altera to divide the 50MHZ clock to read rom data, mif file: [i=s]This post was last edited by Thomas520 on 2018-11-28 10:12[/i] Attached is the MIF file. And the generated rom image...; Thomas520 FPGA/CPLD

【Share】2009 Computer Science Postgraduate Entrance Examination Syllabus: [font=宋体][size=3][Share] 2009 Computer Examination Outline [/size][/font][align=left][align=left][b][font=宋体][size=10.5pt]Free Download [/size][/font][/b][font=宋体][size=10.5pt]: [/size][/font][font=宋体...; juy4567 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components