DPXBNA-45M-33P datasheet, PDF - EEWORLD Datasheet

DPXBNA-45M-33P: DescriptionRack and Panel Connector, 45 Contact(s), Male, Plug; CategoryThe connector The connector; File Size2MB，16 Pages; ManufacturerITT; Websitehttp://www.ittcannon.com/

Download Datasheet Parametric View All

DPXBNA-45M-33P Overview

Rack and Panel Connector, 45 Contact(s), Male, Plug

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	ITT
Reach Compliance Code	unknown
Other features	COMPATIBLE CONTACTS:030-1892-004; 030-9083-012, STANDARDS:MIL-C-81659, POLARIZATION AVAILABLE
Body/casing type	PLUG
Connector type	RACK AND PANEL CONNECTOR
Contact to complete cooperation	GOLD
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	COPPER ALLOY
DIN compliance	NO
empty shell	YES
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	YES
Manufacturer's serial number	DPXNA
Mixed contacts	NO
Installation type	PANEL
Options	GENERAL PURPOSE
Shell material	ALUMINUM ALLOY
Total number of contacts	45

【Signal Processing】: Classic material "FPGA Implementation of Digital Signal Processing" Chinese and English versions, etc.: 最近恰好在研究数字信号处理的FPGA实现问题，搜集了几本实用的书籍：《数字信号处理的FPGA实现》及其所附带光盘的vhdl、verilog代码，挺有用的大家可以看看，还有无线通信FPGA设计田耕等编著的《无线通信FPGA设计》及其matlab和verilog代码XILINX指定的培训教材：《无线通信的MATLAB和FPGA实现》[西瑞克斯] Attached: All Verilog so...; mlk123 FPGA/CPLD

Good book recommendation--------"100 Examples of Microwave RF Circuit Design and Simulation": [size=6][b]下载：[/b][/size]...; dontium RF/Wirelessly

STM32 Network SMI Interface: 1Introduction to Ethernet The Ethernet peripheral of STM32F20X and STM32F21 can receive and send data according to the IEEE802.3-2002 standard.Ethernet provides a complete and flexible peripheral to m...; 嵌入式enjoy stm32/stm8

A method to avoid latches in Verilog: To avoid latches, you can pre-assign unconditional default values to variables in an ALWAYS block, as follows: This is a relatively simple way to avoid latches. I personally think that even if the def...; eeleader FPGA/CPLD

Cyclone3 I/O logic level compatibility issue: I use FPGA's 3, 4, 5, 6 banks to connect to DDR1 interface. DDR's I/O voltage is 2.5V, but I connected the VCCIO of these banks of FPGA to 3.3V. What impact will this have on the subsequent circuit de...; happysheep224 FPGA/CPLD

CC3200-LAUNCHXL Development Board: The development board has complete documentation and is easy to use. I used IAR7.2.0 + cc3200sdk-1.3.0-windows-installer.exe + CC3x00ServicePack-1.0.1.13-2.11.0.1-windows-installer.exe to build the pl...; Jacktang Wireless Connectivity

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components