85010K-J-24SC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> The connector> 85010K-J-24SC

85010K-J-24SC: DescriptionMIL Series Connector, 24 Contact(s), Steel, Female, Crimp Terminal, Receptacle; CategoryThe connector The connector; File Size63KB，1 Pages; ManufacturerHiRel Connectors Inc; Websitehttps://hirelco.net

Download Datasheet Parametric View All

85010K-J-24SC Overview

MIL Series Connector, 24 Contact(s), Steel, Female, Crimp Terminal, Receptacle

85010K-J-24SC Parametric

Parameter Name	Attribute value
Maker	HiRel Connectors Inc
Reach Compliance Code	unknown
Other features	STANDARD: MIL-DTL-38999
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	FEMALE
Coupling type	THREADED
DIN compliance	NO
empty shell	NO
Environmental characteristics	CORROSION RESISTANT; ENVIRONMENT RESISTANT; FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Manufacturer's serial number	85010
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	CABLE AND PANEL
Options	GENERAL PURPOSE
Shell material	STEEL
Housing size	J
Termination type	CRIMP
Total number of contacts	24

Preview

Download Datasheet

View All

D38999/20

Square Flange Wall Mount Environment Resistant Receptacle

SHELL SHELL

SIZE

SIZE CODE

MIL-DTL-38999

Series III – Threaded Coupling

.144/.083 [3.65/2.10]

.171/.083 [4.35/2.10]

VV Thd

-6g 0.100R

M12 x 1.0

M15 x 1.0

M18 x 1.0

M22 x 1.0

M25 x 1.0

M28 x 1.0

M31 x 1.0

M34 x 1.0

M37 x 1.0

.098/.083 [2.5/2.1]

.126/.083 [3.2/2.1]

1.240 [31.5] MAX

<3>

<4>

<3>

<4>

SEE CONTACT

STYLE

DESIGNATOR

ON ORDERING

INFORMATION

PAGE

CHAMFERED OR

ROUNDED 4 PL

2 PL

4 PL

ØP

4 PL

2 PL

VV Thd

BLUE BAND

.520/.500 [13.2/12.7]

(FULLY MATED INDICATOR BAND - RED)

BB Thd

SHELL SHELL

SIZE

CLASS 2A

SIZE CODE

0.1P-0.3L-TS

<1>

<2>

<3>

<4>

BB Thd

.6250

.7500

.8750

1.0000

1.1875

1.2500

1.3750

1.5000

1.6250

ØP

±.008

[±0.20]

±.008

[±0.20]

<1>

.719 [18.26]

.812 [20.62]

.906 [23.01]

.969 [24.61]

<2>

.594 [15.09]

.719 [18.26]

.812 [20.62]

.906 [23.01]

.969 [24.61]

±.012

[±0.3]

.938 [23.8]

1.031 [26.2]

1.125 [28.6]

1.219 [31.0]

1.312 [33.3]

1.438 [36.5]

1.562 [39.7]

1.688 [42.9]

1.812 [46.0]

+.000/-.049

[+0.00/-1.25]

.820 [20.83]

.790 [20.07]

+.055/-.000

[+1.4/-0.0]

.768 [19.5]

.736 [18.7]

.128 [3.25] .216 [5.49]

.128 [3.25] .194 [4.93]

.128 [3.25] .194 [4.93] 1.062 [26.97]

.128 [3.25] .194 [4.93] 1.156 [29.36] 1.062 [26.97]

.128 [3.25] .194 [4.93] 1.250 [31.75] 1.156 [29.36]

.154 [3.91] .242 [6.15] 1.375 [34.93] 1.250 [31.75]

.154 [3.91] .242 [6.15] 1.500 [38.10] 1.375 [34.93]

FRONT OR REAR PANEL MOUNTING

REAR PANEL MOUNTING ONLY

FOR CLASS F, G, K, S, & W

FOR CLASS J & M

DIMENSIONS ARE IN INCHES [MILLIMETERS]

United States

– 760 W. Wharton Drive, Claremont CA. 91711

▪

Ph: 909-626-1820

▪

FAX: 909-399-0626

▪

Web:

www.HIRELCO.com

Europe

– 5 Rue Des Longues Raies, Z.I. Des Garennes, 78440; Gargenville, France

▪

Ph: 33(0) 1-309-38999 or U.K. 44(0)1-980-843887

▪

FAX 33(0) 1-309-38913

▪

Web:

www.HIRELCO.com

C-13

Recommended Resources

LT3755 driver LED application circuit diagram

JZT1 type slip motor thyristor speed regulating circuit

2Y-△ connection two-speed motor contactor control circuit four

A simple amplifier 02

Power line current detection circuit circuit diagram

Thermocouple dual power supply alarm circuit

Ask: Multi-channel audio acquisition design solution: I want to make a set of hardware to realize 8-channel audio acquisition, and transmit it in real time through the network interface on the hardware (with the PC). Can anyone provide technical support?...; yuanwai001 DSP and ARM Processors

Altera series FPGA chip IP core detailed explanation.pdf: Altera series FPGA chip IP core detailed explanation .pdf...; zxopenljx FPGA/CPLD

A question about delay detection: The following code always fails to compile, and the error displayed is: Error (10822): HDL error at test17.vhd(384): couldn't implement registers for assignments on this clock edge The main meaning of...; dandanzhou FPGA/CPLD

[Xilinx Design Q&A] How to control XST insertion into BUFFER?: Answer: 1. Use BUFFER_TYPE constraints. For specific usage, refer to XST USER GUIDE.2. Manually insert BUFG, and then set the number of BUFGs allowed to be used. Then the manually inserted BUFG will h...; eeleader FPGA/CPLD

msp430f147+MAX7219+ENCODER implementation: I originally used LaunchPad to do this project, because after the program was compiled, it exceeded the size of the G2231 Flash ROM, so I rummaged through the cabinets and found the 147PCB I drew myse...; naga568 Microcontroller MCU

After more than 20 years, why are domestic CPUs still not good enough? Source: Coder’s Turn: The story begins with IBM inventing the PC-compatible computer.Back then, IT giant IBM selected a small company called Intel to provide PC chips, but made an additional request.By chance, Intel found ...; 灞波儿奔 Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components