DTA144EVATV2 datasheet, PDF - EEWORLD Datasheet

DTA144EVATV2: DescriptionSmall Signal Bipolar Transistor, 0.03A I(C), 50V V(BR)CEO, 1-Element, PNP, Silicon, ATV, 3 PIN; CategoryDiscrete semiconductor The transistor; File Size165KB，4 Pages; ManufacturerROHM Semiconductor; Websitehttps://www.rohm.com/

Download Datasheet Parametric View All

DTA144EVATV2 Overview

Small Signal Bipolar Transistor, 0.03A I(C), 50V V(BR)CEO, 1-Element, PNP, Silicon, ATV, 3 PIN

Parameter Name	Attribute value
Maker	ROHM Semiconductor
package instruction	IN-LINE, R-PSIP-T3
Contacts	3
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	BUILT-IN BIAS RESISTOR RATIO IS 1
Maximum collector current (IC)	0.03 A
Collector-emitter maximum voltage	50 V
Configuration	SINGLE WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE)	68
JESD-30 code	R-PSIP-T3
Number of components	1
Number of terminals	3
Maximum operating temperature	150 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	IN-LINE
Polarity/channel type	PNP
Certification status	Not Qualified
surface mount	NO
Terminal form	THROUGH-HOLE
Terminal location	SINGLE
transistor applications	SWITCHING
Transistor component materials	SILICON
Nominal transition frequency (fT)	250 MHz
VCEsat-Max	0.3 V

UCOS+ads: I encountered some assembly problems that I couldn't solve when porting ucos. I used the S3C2410A development board and the development environment was ADS1.2. The porting steps mainly downloaded the ...; 好好盖房子 Real-time operating system RTOS

Please explain the detailed circuit process of the switch control driven by the LED flashlight (high-power chip): Thank you very much for the guidance. I am learning this. Thank you!...; meeagle Microchip MCU

Altera's timing constraints: There is a 62.5Mhz clock clk_62M. I use the statement assign clk_62M_inv = ~clk_62M; to generate an inverse clock. The period of the clocks clk_62M and clk_62M_inv is 16ns. I want to constrain the ris...; lzxylwq FPGA/CPLD

A table showing the characteristics of several lightning protection components: A table showing the characteristics of several lightning protection components...; qwqwqw2088 Analogue and Mixed Signal

2440 streaming camera driver recording: I would like to ask, when using a 2440 streaming camera to drive recording, how can I determine in the application that a frame of data has been collected, so that I can read the data and then read th...; amu08 Embedded System

Pin status during FPGA configuration (repost): Most of the answers are: when configuring, all pins are in Z state by default. Is this statement correct? Let me talk about the situation of several new products I use. Project background: switch sign...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components