DTA143YCAT117 datasheet, PDF - EEWORLD Datasheet

DTA143YCAT117: DescriptionSmall Signal Bipolar Transistor, 0.1A I(C), 50V V(BR)CEO, 1-Element, PNP, Silicon, MINIMOLD, SST, 3 PIN; CategoryDiscrete semiconductor The transistor; File Size169KB，4 Pages; ManufacturerROHM Semiconductor; Websitehttps://www.rohm.com/

Download Datasheet Parametric View All

DTA143YCAT117 Overview

Small Signal Bipolar Transistor, 0.1A I(C), 50V V(BR)CEO, 1-Element, PNP, Silicon, MINIMOLD, SST, 3 PIN

Parameter Name	Attribute value
Maker	ROHM Semiconductor
package instruction	SMALL OUTLINE, R-PDSO-G3
Contacts	3
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	DIGITAL, BUILT-IN BIAS RESISTOR RATIO IS 4.68
Maximum collector current (IC)	0.1 A
Collector-emitter maximum voltage	50 V
Configuration	SINGLE WITH BUILT-IN RESISTOR
Minimum DC current gain (hFE)	56
JESD-30 code	R-PDSO-G3
Number of components	1
Number of terminals	3
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Polarity/channel type	PNP
Certification status	Not Qualified
surface mount	YES
Terminal form	GULL WING
Terminal location	DUAL
transistor applications	SWITCHING
Transistor component materials	SILICON

I also sell a few books. Check to see if there are any books you need that have already been published.: [i=s]This post was last edited by wlzeagle on 2014-11-3 17:04[/i] As shown below:100 does not include postage, does anyone want it?...; wlzeagle Buy&Sell

2020 National College Student Electronics Contest Test Questions: ...; gmchen Electronics Design Contest

Glowing bicycle tires: In order to make cycling safer at night, designer James Tristram added some LED lights to the tires. They can light up directly by the rotation of the wheels, emitting a red or blue halo, and can be c...; xyh_521 Creative Market

When designing a CPLD using a schematic, will the use of two NOT gates be optimized away?: I have just learned CPLD/FPGA. During the schematic design process, I want to implement a delay function and use two NOT gates. Now the question is, will the use of two NOT gates be optimized out duri...; U201015703 FPGA/CPLD

Can you tell me what this circuit is used for?: I saw someone else's charging circuit with two BJTs connected in reverse. I don't know what this structure is used for...I hope you guys can give me some advice.Thanks in advance...; talentsas PCB Design

After four years as a security thug, where is the future of money?: A friend's experience is like my own, so I'd like to share it with you. I work in a security product manufacturing company. I do both software and hardware, pre-sales and after-sales services, on-site...; banana Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components