EEWORLDEEWORLDEEWORLD

Part Number

Search

70V9159L9PFG8

Description
Dual-Port SRAM, 8KX9, 9ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-100
Categorystorage    storage   
File Size691KB,16 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

70V9159L9PFG8 Overview

Dual-Port SRAM, 8KX9, 9ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-100

70V9159L9PFG8 Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology)
package instructionQFP,
Reach Compliance Codecompliant
Maximum access time9 ns
Other featuresPIPELINED OR FLOW THROUGH ARCHITECTURE
JESD-30 codeS-PQFP-G100
memory density73728 bit
Memory IC TypeDUAL-PORT SRAM
memory width9
Number of functions1
Number of terminals100
word count8192 words
character code8000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8KX9
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Package shapeSQUARE
Package formFLATPACK
Parallel/SerialPARALLEL
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal locationQUAD
HIGH-SPEED 3.3V 16/8K X 9
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
Features:
IDT70V9169/59L
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial: 6.5/7.5/9ns (max.)
– Industrial: 7.5ns (max.)
Low-power operation
– IDT70V916/59L/59L
Active: 450mW (typ.)
Standby: 1.5mW (typ.)
Flow-Through or Pipelined output mode on either port via
the
FT/PIPE
pins
Counter enable and reset features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 3.5ns setup to clock and 0ns hold on all control, data, and
address inputs
– Data input, address, and control registers
– Fast 6.5ns clock to data out in the Pipelined output mode
– Self-timed write allows fast cycle time
– 10ns cycle time, 100MHz operation in Pipelined output mode
Separate upper-byte and lower-byte controls for
multiplexed bus and bus matching compatibility
LVTTL- compatible, single 3.3V (±0.3V) power supply
Industrial temperature range (–40°C to +85°C) is
available for 83 MHz
Available in a 100-pin Thin Quad Flatpack (TQFP) and 100-
pin fine pitch Ball Grid Array (fpBGA) packages.
Functional Block Diagram
R/W
L
OE
L
CE
0L
CE
1L
R/W
R
OE
R
CE
0R
CE
1R
1
0
0/1
1
0
0/1
FT/PIPE
L
0/1
1
0
0
1
0/1
FT/PIPE
R
I/O
0L
- I/O
8L
I/O
0R
- I/O
8R
I/O
Control
I/O
Control
A
13L
(1)
A
0L
CLK
L
ADS
L
CNTEN
L
CNTRST
L
NOTE:
1. A
13
is a NC for IDT70V9159.
A
13R
(1)
Counter/
Address
Reg.
MEMORY
ARRAY
Counter/
Address
Reg.
A
0R
CLK
R
ADS
R
CNTEN
R
CNTRST
R
5655 drw 01
JUNE 2015
1
©2015 Integrated Device Technology, Inc.
DSC-5655/4
Does the reverse gate-source voltage of an enhanced NMOS have an effect on the drain-source leakage current?
As the title says, for MOS tube datasheets, there is usually a range of drain-source current at a specific Vds and temperature when Vgs is equal to 0. To reduce this current, is it more effective to r...
呜呼哀哉 Analog electronics
Teach you to learn DSP
[table][tr][td=1,1,568][align=left][size=9pt] [/size] [size=9pt]With the development of 3G technology, the processor is required to have higher speed and smaller size. The development of DSP can just ...
marshzr Talking
Bluetooth core 5.1 standard
The Bluetooth 5.1 standard has been released, adding new features such as signal source angle. Nordic, Dialog, etc. have also recently released their latest Bluetooth ICs. Interested students can take...
懒猫爱飞 Wireless Connectivity
Six solutions to reduce the defect rate of automotive PCBs
The automotive electronics market is the third largest application area for PCBs after computers and communications. As automobiles have gradually evolved from traditional mechanical products to high-...
小赛跑跑 PCB Design
TI DSP TMS320C66x study notes universal parallel port uPP (Part 2)
This is the translation of TI's official document "KeyStone Architecture Universal Parallel Port (uPP)" SPRUHG9 about the universal parallel port uPP (except the register part). You can read the regis...
Mars_WH DSP and ARM Processors
SinlinxA33 development board Linux bus device driver implementation process (with code)
[size=3][b]Development platform Sinlinx A33 Memory: 1GB Storage: 4GB [/b] Detailed parameters [url=https://m.tb.cn/h.3wMaSKm]https://m.tb.cn/h.3wMaSKm[/url] Development board exchange group 641395230[...
babyking Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1255  2146  690  1356  1379  26  44  14  28  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号