IDT72125L50TP datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> IDT72125L50TP

IDT72125L50TP: DescriptionFIFO, 1KX16, 50ns, Synchronous, CMOS, PDIP28, 0.300 INCH, THIN, PLASTIC, DIP-28; Categorystorage storage; File Size129KB，10 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

IDT72125L50TP Overview

FIFO, 1KX16, 50ns, Synchronous, CMOS, PDIP28, 0.300 INCH, THIN, PLASTIC, DIP-28

IDT72125L50TP Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	DIP
package instruction	0.300 INCH, THIN, PLASTIC, DIP-28
Contacts	28
Reach Compliance Code	not_compliant
ECCN code	EAR99
Maximum access time	50 ns
Other features	PORTA/PORTB:PARALLEL/SERIAL
Maximum clock frequency (fCLK)	15.4 MHz
period time	25 ns
JESD-30 code	R-PDIP-T28
JESD-609 code	e0
length	34.544 mm
memory density	16384 bit
Memory IC Type	OTHER FIFO
memory width	16
Number of functions	1
Number of terminals	28
word count	1024 words
character code	1000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1KX16
Output characteristics	3-STATE
Exportable	NO
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP28,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.57 mm
Maximum standby current	0.006 A
Maximum slew rate	0.1 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	7.62 mm

Preview

Download Datasheet

View All

CMOS PARALLEL-TO-SERIAL FIFO

256 x 16, 512 x 16, 1,024 x 16

Integrated Device Technology, Inc.

IDT72105

IDT72115

IDT72125

FEATURES:

•

25ns parallel port access time, 35ns cycle time

45MHz serial output shift rate

Wide x16 organization offering easy expansion

Low power consumption (50mA typical)

Least/Most Significant Bit first read selected by asserting

the FL/DIR pin

Four memory status flags: Empty, Full, Half-Full, and

Almost-Empty/Almost-Full

Dual-Port zero fall-through architecture

Available in 28-pin 300 mil plastic DIP and 28-pin SOIC

Industrial temperature range (–40°C to +85°C)

DESCRIPTION:

The IDT72105/72115/72125s are very high-speed, low-

power,dedicated, parallel-to-serial FIFOs. These FIFOs

possess a 16-bit parallel input port and a serial output port with

256, 512 and 1,024 word depths, respectively.

The ability to buffer wide word widths (x16) make these

FIFOs ideal for laser printers, FAX machines, local area

networks (LANs), video storage and disk/tape controller ap-

plications.

Expansion in width and depth can be achieved using

multiple chips. IDT’s unique serial expansion logic makes this

possible using a minimum of pins.

The unique serial output port is driven by one data pin (SO)

and one clock pin (SOCP). The Least Significant or Most

Significant Bit can be read first by programming the DIR pin

after a reset.

Monitoring the FIFO is eased by the availability of four

status flags: Empty, Full, Half-Full and Almost-Empty/Almost-

Full. The Full and Empty flags prevent any FIFO data overflow

or underflow conditions. The Half-Full Flag is available in both

single and expansion mode configurations. The Almost-

Empty/Almost-Full Flag is available only in a single device

mode.

The IDT72105/72115/72125 are fabricated using IDT’s

leading edge, submicron CMOS technology. Military grade

product is manufactured in compliance with the latest revision

of Mil-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

0–15

RESET

LOGIC

WRITE

POINTER

RAM

ARRAY

256 x 16

512 x 16

1,024 x 16

READ

POINTER

RSIX

RSOX

/DIR

SERIAL OUTPUT

LOGIC

EXPANSION

LOGIC

FLAG

LOGIC

SOCP

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

FAST is a trademark of National Semiconductor Co.

2665 drw 01

INDUSTRIAL TEMPERATURE RANGE

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

DECEMBER 1999

DSC-2665/-

IDT72125L50TP Related Products

	IDT72125L50TP	IDT72105L50SO	IDT72115L50SO	IDT72105L25TP
Description	FIFO, 1KX16, 50ns, Synchronous, CMOS, PDIP28, 0.300 INCH, THIN, PLASTIC, DIP-28	FIFO, 256X16, 50ns, Synchronous, CMOS, PDSO28, SOIC-28	FIFO, 512X16, 50ns, Synchronous, CMOS, PDSO28, SOIC-28	FIFO, 256X16, 25ns, Synchronous, CMOS, PDIP28, 0.300 INCH, THIN, PLASTIC, DIP-28
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DIP	SOIC	SOIC	DIP
package instruction	0.300 INCH, THIN, PLASTIC, DIP-28	SOIC-28	SOIC-28	0.300 INCH, THIN, PLASTIC, DIP-28
Contacts	28	28	28	28
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
Maximum access time	50 ns	50 ns	50 ns	25 ns
Other features	PORTA/PORTB:PARALLEL/SERIAL	PORTA/PORTB:PARALLEL/SERIAL	PORTA/PORTB:PARALLEL/SERIAL	PORTA/PORTB:PARALLEL/SERIAL
Maximum clock frequency (fCLK)	15.4 MHz	15.4 MHz	15.4 MHz	28.6 MHz
period time	25 ns	25 ns	25 ns	20 ns
JESD-30 code	R-PDIP-T28	R-PDSO-G28	R-PDSO-G28	R-PDIP-T28
JESD-609 code	e0	e0	e0	e0
length	34.544 mm	18.3642 mm	18.3642 mm	34.544 mm
memory density	16384 bit	4096 bit	8192 bit	4096 bit
Memory IC Type	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO
memory width	16	16	16	16
Number of functions	1	1	1	1
Number of terminals	28	28	28	28
word count	1024 words	256 words	512 words	256 words
character code	1000	256	512	256
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
organize	1KX16	256X16	512X16	256X16
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE
Exportable	NO	NO	NO	NO
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	SOP	SOP	DIP
Encapsulate equivalent code	DIP28,.3	SOP28,.5	SOP28,.5	DIP28,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE
Parallel/Serial	SERIAL	SERIAL	SERIAL	SERIAL
power supply	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.57 mm	3.048 mm	3.048 mm	4.57 mm
Maximum standby current	0.006 A	0.006 A	0.006 A	0.006 A
Maximum slew rate	0.1 mA	0.1 mA	0.1 mA	0.1 mA
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)
Terminal form	THROUGH-HOLE	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
width	7.62 mm	8.763 mm	8.763 mm	7.62 mm

Recommended Resources

T-type winding tap speed regulating motor

Basic low pass filter circuit

Electric fan temperature control automatic transmission circuit

LT1109-12 application circuit diagram

Dual loop power amplifier circuit

C523 double column vertical lathe control circuit 01

Design of high-speed serial real-time communication bus based on optical fiber and FPGA: High-speed serial real-time communication is the development direction and research hotspot of CNC control technology. This paper introduces the independently developed high-speed serial real-time com...; eeleader FPGA/CPLD

Design of ESD protection structure for CMOS circuits: ESD (electrostatic discharge) is one of the most serious failure mechanisms in CMOS circuits. In severe cases, it can cause the circuit to burn itself out. This paper discusses the necessity of ESD pr...; fish001 Analogue and Mixed Signal

AD sampling input problem?: I want to design a circuit that can collect ±10V voltage input. The design idea is to convert the ±10V voltage into 0-20V DC, and then attenuate the 0-20V DC to 0-5V and input it to AD for conversion....; bigbat Analog electronics

MSP430 5529 12-bit AD conversion: void ADC_Init(void) { ADC12CTL0 |= ADC12SHT02 + ADC12ON; //ADC10ON=1-->ADC10 turns on ADC12CTL0 |= ADC12REFON + ADC12REF2_5V ; //Select internal reference source 2.5V, turn on reference source ADC12CT...; xcw Microcontroller MCU

TMS320C55x - Instruction encoding and coff object file loading related issues: Hello engineers, I am studying the simulation program of TI's TMS320C55x recently. I have some questions about the distribution of the code segment (i.e. instruction code) after the compiled .out file...; wyj107 Embedded System

Recruiting brushless motor controller hardware development engineer: Headhunting position in [Shanghai] or [Changzhou] [/size] [size=14px]Job responsibilities: [/size][u][size=14px]Main work: Hardware development of brushless [/size][size=14px] motor controller [/size]...; July2018 Recruitment

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components