325-4125-035 datasheet, PDF - EEWORLD Datasheet

325-4125-035: DescriptionBoard Connector, 100 Contact(s), 4 Row(s), Male, Straight, Solder Terminal, LEAD FREE; CategoryThe connector The connector; File Size491KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

325-4125-035 Overview

Board Connector, 100 Contact(s), 4 Row(s), Male, Straight, Solder Terminal, LEAD FREE

Parameter Name	Attribute value
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	unknown
Other features	PANEL MOUNT
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD OVER NICKEL SULFAMATE
Contact completed and terminated	GOLD OVER NICKEL
Contact point gender	MALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	1.85 mm
Termination type	SOLDER
Total number of contacts	100

The long-awaited Cyclone V SoC has started shipping, and the development kit has been released simultaneously: One of the biggest uses of the development kit is as a reference design. [font=新宋体][size=4][color=#000000][backcolor=white][/backcolor][/color][/size][/font] [p=20, null, left][font=新宋体][size=4][color...; wstt FPGA/CPLD

Discussion on IAP Upgrade Procedure: I wonder how you deal with the IAP program upgrade problem and what is the basic method?My personal idea is to refer to the methods of u-boot and linux. I wonder if there is a better implementation pr...; daicheng Embedded System

STM32F10 Chinese reference material: I'm new here, and I'd like to share with you the Chinese reference materials for STM32F10...; bingdongshijian stm32/stm8

Has anyone written an i2c for zlg7290?: Looking for a package, I can't understand this file of zlg...; citymoon Microcontroller MCU

Showing my products + my development board: This content is originally created by EEWORLD forum user xiyue521 . Ifyou need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source. h][ attach]44...; xiyue521 Special Edition for Assessment Centres

Comparison of two Verilog codes: [code]always（posedge CLOCK） case（i） 0: if（C1 == 8） begin C1 <= 4' d0; i <= i + 1' b1; end else begin reg1 <= reg1 + 1' b1; C1 <= C1 + 1' b1; end endcase always（posedge CLOCK） case（i） 0,1,2,3,4,5,6,7: ...; 白丁 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components