PC87351-ICK/VLA datasheet, PDF

PC87351-ICK/VLA: DescriptionMULTIFUNCTION PERIPHERAL, PQFP128, PLASTIC, QFP-128; CategoryThe embedded processor and controller Microcontrollers and processors; File Size267KB，86 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

PC87351-ICK/VLA Overview

MULTIFUNCTION PERIPHERAL, PQFP128, PLASTIC, QFP-128

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	FQFP, QFP128,.67X.93,20
Reach Compliance Code	unknown
Address bus width	16
boundary scan	NO
Bus compatibility	PC-AT; ISA; PS/2
maximum clock frequency	48 MHz
External data bus width	8
JESD-30 code	R-PQFP-G128
JESD-609 code	e0
length	20 mm
Number of I/O lines	8
Number of terminals	128
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	FQFP
Encapsulate equivalent code	QFP128,.67X.93,20
Package shape	RECTANGULAR
Package form	FLATPACK, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
RAM (number of words)	256
Maximum seat height	3.15 mm
Maximum slew rate	50 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

	PC87351-ICK/VLA	PC87351-IBW/VLA
Description	MULTIFUNCTION PERIPHERAL, PQFP128, PLASTIC, QFP-128	MULTIFUNCTION PERIPHERAL, PQFP128, PLASTIC, QFP-128
Is it Rohs certified?	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments
package instruction	FQFP, QFP128,.67X.93,20	FQFP, QFP128,.67X.93,20
Reach Compliance Code	unknown	compliant
Address bus width	16	16
boundary scan	NO	NO
Bus compatibility	PC-AT; ISA; PS/2	PC-AT; ISA; PS/2
maximum clock frequency	48 MHz	48 MHz
External data bus width	8	8
JESD-30 code	R-PQFP-G128	R-PQFP-G128
JESD-609 code	e0	e0
length	20 mm	20 mm
Number of I/O lines	8	8
Number of terminals	128	128
Maximum operating temperature	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	FQFP	FQFP
Encapsulate equivalent code	QFP128,.67X.93,20	QFP128,.67X.93,20
Package shape	RECTANGULAR	RECTANGULAR
Package form	FLATPACK, FINE PITCH	FLATPACK, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	220
power supply	5 V	5 V
Certification status	Not Qualified	Not Qualified
RAM (number of words)	256	256
Maximum seat height	3.15 mm	3.15 mm
Maximum slew rate	50 mA	50 mA
Maximum supply voltage	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	14 mm	14 mm

Recruiting ADC/DAC application engineers, working location: Hangzhou: Hangzhou Songyangheng Technology Co., Ltd. - Recruitment Information:Position Information: ADC/DAC Application Engineer1. Cooperate with sales staff to expand domestic potential customers, and be resp...; 九里香 Recruitment

Table of correspondence between scale and frequency: When using a single-chip microcomputer to generate an audio signal, you must first calculate the time constant of the timer. To make the single-chip microcomputer generate standard notes, you need to ...; 忙忙草 MCU

How to achieve more accurate uS or mS level delay when writing the underlying driver of wince?: For example, I want a GPIO to be set to a high level first, and then become a low level after 2uS....; yezhenyu Embedded System

Asking for help from the forum about setting DDS on FPGA: : Let's start with the program: module DDS1(CLK1,DAC1,enable); input CLK1 ; input enable ; output[9:0] DAC1; reg [31:0] B1; parameter N=32'hfffff ; parameter M=32'h0 ; always @(negedge enable) begin i...; 523335234 FPGA/CPLD

Protel wiring design considerations: Protel wiring design...; lorant PCB Design

EEWORLD University Hall----New Raspberry Pi 4: Can it replace your PC?: The new Raspberry Pi 4: Can it replace your PC ? : https://training.eeworld.com.cn/course/5324The new Raspberry Pi 4: Can it replace your PC?...; 抛砖引玉 DIY/Open Source Hardware

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components