PLSI1048E-80LQ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> PLSI1048E-80LQ

PLSI1048E-80LQ: DescriptionEE PLD, 20ns, CMOS, PQFP120, PLASTIC, QFP-120; CategoryProgrammable logic devices Programmable logic; File Size805KB，12 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric Compare View All

PLSI1048E-80LQ Overview

EE PLD, 20ns, CMOS, PQFP120, PLASTIC, QFP-120

PLSI1048E-80LQ Parametric

Parameter Name	Attribute value
Maker	Lattice
Parts packaging code	QFP
package instruction	QFP,
Contacts	120
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	SYNCHRONOUS & ASYNCHRONOUS CLOCKS; TRI_STATE OUTPUT
maximum clock frequency	50 MHz
JESD-30 code	S-PQFP-G120
length	28 mm
Dedicated input times	6
Number of I/O lines	96
Number of terminals	120
Maximum operating temperature	70 °C
Minimum operating temperature
organize	6 DEDICATED INPUTS, 96 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Programmable logic type	EE PLD
propagation delay	20 ns
Certification status	Not Qualified
Maximum seat height	3.93 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
width	28 mm

Preview

Download Datasheet

View All

PLSI1048E-80LQ Related Products

	PLSI1048E-80LQ	PLSI1048-50LQI	PLSI1048-80LQ	PLSI1048-50LQ	PLSI1048-70LQ	PLSI1048E-70LQ	PLSI1048E-50LQ	ISPLSI1048E-80LQ	PLSI1048E-50LQI
Description	EE PLD, 20ns, CMOS, PQFP120, PLASTIC, QFP-120	EE PLD, 30.7ns, 192-Cell, CMOS, PQFP120, PLASTIC, QFP-120	EE PLD, 20ns, 192-Cell, CMOS, PQFP120, PLASTIC, QFP-120	EE PLD, 30.7ns, 192-Cell, CMOS, PQFP120, PLASTIC, QFP-120	EE PLD, 23ns, 192-Cell, CMOS, PQFP120, PLASTIC, QFP-120	EE PLD, 18ns, 192-Cell, CMOS, PQFP120, PLASTIC, QFP-120	EE PLD, 24ns, 192-Cell, CMOS, PQFP120, PLASTIC, QFP-120	EE PLD, 20ns, CMOS, PQFP120, PLASTIC, QFP-120	EE PLD, 30.7ns, CMOS, PQFP120, PLASTIC, QFP-120
Maker	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice	Lattice
Parts packaging code	QFP	QFP	QFP	QFP	QFP	QFP	QFP	QFP	QFP
package instruction	QFP,	PLASTIC, QFP-120	PLASTIC, QFP-120	PLASTIC, QFP-120	PLASTIC, QFP-120	PLASTIC, QFP-120	PLASTIC, QFP-120	QFP,	QFP,
Contacts	120	120	120	120	120	120	120	120	120
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compli	compli
Other features	SYNCHRONOUS & ASYNCHRONOUS CLOCKS; TRI_STATE OUTPUT	4 EXTERNAL CLOCKS	4 EXTERNAL CLOCKS	4 EXTERNAL CLOCKS	4 EXTERNAL CLOCKS	4 EXTERNAL CLOCKS	4 EXTERNAL CLOCKS	SYNCHRONOUS & ASYNCHRONOUS CLOCKS; TRI_STATE OUTPUT	SYNCHRONOUS & ASYNCHRONOUS CLOCKS; TRI_STATE OUTPUT
maximum clock frequency	50 MHz	31.3 MHz	50 MHz	31.3 MHz	41.7 MHz	56 MHz	42 MHz	50 MHz	31.3 MHz
JESD-30 code	S-PQFP-G120	S-PQFP-G120	S-PQFP-G120	S-PQFP-G120	S-PQFP-G120	S-PQFP-G120	S-PQFP-G120	S-PQFP-G120	S-PQFP-G120
length	28 mm	28 mm	28 mm	28 mm	28 mm	28 mm	28 mm	28 mm	28 mm
Dedicated input times	6	10	10	10	10	12	12	6	6
Number of I/O lines	96	96	96	96	96	96	96	96	96
Number of terminals	120	120	120	120	120	120	120	120	120
Maximum operating temperature	70 °C	85 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	85 °C
organize	6 DEDICATED INPUTS, 96 I/O	10 DEDICATED INPUTS, 96 I/O	10 DEDICATED INPUTS, 96 I/O	10 DEDICATED INPUTS, 96 I/O	10 DEDICATED INPUTS, 96 I/O	12 DEDICATED INPUTS, 96 I/O	12 DEDICATED INPUTS, 96 I/O	6 DEDICATED INPUTS, 96 I/O	6 DEDICATED INPUTS, 96 I/O
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QFP	QFP	QFP	QFP	QFP	QFP	QFP	QFP	QFP
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK
Programmable logic type	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD
propagation delay	20 ns	30.7 ns	20 ns	30.7 ns	23 ns	18 ns	24 ns	20 ns	30.7 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.93 mm	3.93 mm	3.93 mm	3.93 mm	3.93 mm	3.93 mm	3.93 mm	3.93 mm	3.93 mm
Maximum supply voltage	5.25 V	5.5 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.5 V
Minimum supply voltage	4.75 V	4.5 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
width	28 mm	28 mm	28 mm	28 mm	28 mm	28 mm	28 mm	28 mm	28 mm
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	-	-
Is it Rohs certified?	-	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	-
In-system programmable	-	NO	NO	NO	NO	NO	NO	-	-
JESD-609 code	-	e0	e0	-	-	e0	e0	e0	-
JTAG BST	-	NO	NO	NO	NO	NO	NO	-	-
Humidity sensitivity level	-	3	3	3	3	3	3	3	-
Number of macro cells	-	192	192	192	192	192	192	-	-
Encapsulate equivalent code	-	QFP120,1.2SQ,32	QFP120,1.2SQ,32	QFP120,1.2SQ,32	QFP120,1.2SQ,32	QFP128,1.2SQ,32	QFP128,1.2SQ,32	-	-
power supply	-	5 V	5 V	5 V	5 V	5 V	5 V	-	-
Terminal surface	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	TIN LEAD	-

Recommended Resources

Use low operating voltage relays for mains circuits b

Dual-channel ten-segment level display circuit

Class B power amplifier circuit

Adjustable voltage stabilizing circuit composed of 7800 series

MC3X164 series typical application circuit diagram

PLL motor control circuit using BA802

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components