EEWORLDEEWORLDEEWORLD

Part Number

Search

PCK942PBD

Description
Low voltage 1 : 18 clock distribution chip
Categorylogic    logic   
File Size49KB,11 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

PCK942PBD Overview

Low voltage 1 : 18 clock distribution chip

PCK942PBD Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeQFP
package instructionLQFP, QFP32,.35SQ,32
Contacts32
Reach Compliance Codeunknow
Other featuresALSO OPERATES AT 3.3 V SUPPLY
series942
Input adjustmentDIFFERENTIAL
JESD-30 codeS-PQFP-G32
length7 mm
Logic integrated circuit typeLOW SKEW CLOCK DRIVER
MaximumI(ol)0.02 A
Number of functions1
Number of inverted outputs
Number of terminals32
Actual output times18
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP32,.35SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
power supply2.5/3.3 V
Prop。Delay @ Nom-Su4.3 ns
propagation delay (tpd)4.3 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.2 ns
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
width7 mm
minfmax250 MHz
Base Number Matches1
PCK942P
Low voltage 1 : 18 clock distribution chip
Rev. 01 — 17 February 2006
Product data sheet
1. General description
The PCK942P is a 1 : 18 low voltage clock distribution chip with 2.5 V or 3.3 V LVCMOS
output capabilities. The device is offered in two versions: the PCK942C has an LVCMOS
input clock, while the PCK942P has a LVPECL input clock. The 18 outputs are 2.5 V or
3.3 V LVCMOS compatible and feature the drive strength to drive 50
series-terminated
transmission lines. With output-to-output skews of 200 ps, the PCK942P is ideal as a
clock distribution chip for the most demanding of synchronous systems. The 2.5 V output
also makes the device ideal for supplying clocks for a higher performance Pentium II
microprocessor-based design.
With a low output impedance of approximately 12
Ω,
in both the HIGH and LOW logic
states, the output buffers of the PCK942P are ideal for driving series-terminated
transmission lines. With an output impedance of 12
Ω,
the PCK942P can drive two
series-terminated transmission lines from each output. This capability gives the PCK942P
an effective fan-out of 1 : 36. The PCK942P provides enough copies of low skew clocks
for most high performance synchronous systems.
The differential LVPECL inputs of the PCK942P allow the device to interface directly with a
LVPECL fan-out buffer like the MC100EP111 to build very wide clock fan-out trees or to
couple to a high frequency clock source. The OE pin will place the outputs to a
high-impedance state. The OE pin has an internal pull-up resistor.
The PCK942P is a single supply device. The V
CC
power pins require either 2.5 V or 3.3 V.
The 32-lead LQFP package was chosen to optimize performance, board space, and cost
of the device. The 32-lead LQFP package has a 7 mm
×
7 mm body size with a
conservative 0.8 mm pin spacing.
2. Features
s
s
s
s
s
s
LVPECL clock input
2.5 V LVCMOS outputs for Pentium II microprocessor support
200 ps maximum targeted output-to-output skew
Maximum output frequency of 250 MHz at 3.3 V V
CC
32-lead LQFP packaging
Single 3.3 V or 2.5 V supply voltage

PCK942PBD Related Products

PCK942PBD PCK942P
Description Low voltage 1 : 18 clock distribution chip Low voltage 1 : 18 clock distribution chip
debug
I am responsible for a product of the company recently. I have completed the schematic diagram, layout and debugging by myself. But now I have encountered a bottleneck in debugging. The voltage is nor...
樱花锦 PCB Design
The USB2.0 port of GL3520 USB3.0 HUB cannot be recognized
[i=s]This post was last edited by LuJianchang on 2020-12-18 15:28[/i]Regarding the GL3520 USB3.0 HUB, the USB2.0 interface cannot recognize the USB device due to plugging and unplugging the USB3.0 int...
LuJianchang PCB Design
Do you know how a Verilog HDL program is structured?
...
至芯科技FPGA大牛 FPGA/CPLD
The problem of finding the difference of the system timer, please help me
CTimeSpan span = SysStopTime - SysStartTime; where SysStopTime and SysStartTime are of CString type, I want to calculate the difference and then display it, for example, output the difference through ...
ccqingzhi Embedded System
I would like to ask about the redrawing problem of the cedit control. The c++ side has also been posted~
When running application software on Windows CE, the CEdit control refreshes slowly when there are many interfaces. Is there a way to handle these controls like copying pictures? How to solve the prob...
xingtao Embedded System
I want to learn embedded system, please help me
I am basically a complete beginner in embedded systems. I majored in communications in college. I would like to ask you for advice. Where should I start? Which languages should I learn step by step? O...
nuanshuiping Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2801  2740  2046  2219  804  57  56  42  45  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号