EEWORLDEEWORLDEEWORLD

Part Number

Search

PCK946

Description
Low voltage 1 : 10 CMOS clock driver 3-stateable outputs
File Size60KB,13 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet View All

PCK946 Overview

Low voltage 1 : 10 CMOS clock driver 3-stateable outputs

PCK946
Low voltage 1 : 10 CMOS clock driver
Rev. 01 — 13 December 2005
Product data sheet
1. General description
The PCK946 is a low voltage CMOS 1 : 10 clock buffer. The 10 outputs can be configured
into a standard fan-out buffer or into 1× and
1
2
×
combinations. The ten outputs were
designed and optimized to drive 50
series or parallel terminated transmission lines.
With output-to-output skews of 350 ps, the PCK946 is ideal as a clock distribution chip for
synchronous systems which need a tight level of skew from a large number of outputs.
With an output impedance of approximately 7
Ω,
in both the HIGH and LOW logic states,
the output buffers of the PCK946 are ideal for driving series terminated transmission lines.
More specifically, each of the 10 PCK946 outputs can drive two series terminated
transmission lines. With this capability, the PCK946 has an effective fan-out of 1 : 20 in
applications using point-to-point distribution schemes.
The PCK946 has the capability of generating 1× and
1
2
×
signals from a 1× source. The
design is fully static; the signals are generated and re-timed inside the chip to ensure
minimal skew between the 1× and
1
2
×
signals. The device features selectability to allow
the user to select the ratio of 1× outputs to
1
2
×
outputs.
Two independent LVCMOS/LVTTL compatible clock inputs are available. Designers can
take advantage of this feature to provide redundant clock sources or the addition of a test
clock into the system design. With the TCLK_SEL input pulled HIGH, the TCLK1 input is
selected.
All of the control inputs are LVCMOS/LVTTL compatible. The DSELn pins choose
between 1× and
1
2
×
outputs. A LOW on the DSELn pins will select the 1× output. The
MR/OE input will reset the internal flip-flops and 3-state the outputs when it is forced
HIGH.
The PCK946 is fully 3.3 V compatible. The 32-lead LQFP package was chosen to
optimize performance, board space, and cost of the device. The 32-lead LQFP package
has a 7 mm
×
7 mm body size with a conservative 0.8 mm pin spacing.
2. Features
s
s
s
s
s
s
s
2 selectable LVCMOS/LVTTL clock inputs
350 ps output-to-output skew
Drives up to 20 series terminated independent clock lines
Maximum input/output frequency of 150 MHz
3-stateable outputs
32-lead LQFP packaging
3.3 V V
CC
supply voltage
Application of HT48R50A in Capacitance Detector
People often say that capacitors are indispensable in the electronic world. Here we give you an example of capacitors....
rain Discrete Device
License for Quartus II 6.0/6.1/7.0/7.1/7.2/8.0/8.1/9.0/9.1
Obtained from Cytech Shenzhen Office: Altera Quartus II, NIOS II, DSP-Builder crackers from 6.0 to 9.1 (authoritative crackers obtained from Cytech)! 9.1 also includes 64-bit license cracks: There are...
HDLWorld FPGA/CPLD
How to reduce LM2577 output ripple
What are the values of L and C for output LC filtering?...
diy85285196 Analogue and Mixed Signal
Problems with the implementation of the Cancel button function on the password login interface
Write a login interface. The goal is to cancel the input of a password by pressing the Cancel button during the password input process. How should such a function be written? Thank you everyone o(∩_∩)...
skyzxcvbnm Embedded System
Does anyone have an ek-lm3s3748 board? Do you have photos or videos of running a demo?
Does anyone have an ek-lm3s3748 board? Do you have photos or videos of running the demo?...
蓝雨夜 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1320  2271  2241  1321  2884  27  46  59  19  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号