EEWORLDEEWORLDEEWORLD

Part Number

Search

MCM63P837ZP200R

Description
256K x 36 and 512K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
File Size730KB,30 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet View All

MCM63P837ZP200R Overview

256K x 36 and 512K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM

MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MCM63P837/D
Product Preview
256K x 36 and 512K x 18 Bit
Pipelined BurstRAM
Synchronous Fast Static RAM
The MCM63P837 and MCM63P919 are 8M–bit synchronous fast static RAMs
designed to provide a burstable, high performance, secondary cache for the
PowerPC™ and other high performance microprocessors. The MCM63P837
(organized as 256K words by 36 bits) and the MCM63P919 (organized as 512K
words by 18 bits) are fabricated in Motorola’s high performance silicon gate
CMOS technology. Synchronous design allows precise cycle control with the use
of an external clock (K).
Addresses (SA), data inputs (DQx), and all control signals except output
enable (G), sleep mode (ZZ), and linear burst order (LBO) are clock (K)
controlled through positive–edge–triggered noninverting registers.
Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst
addresses can be generated internally by the MCM63P837 and MCM63P919
(burst sequence operates in linear or interleaved mode dependent upon the state
of LBO) and controlled by the burst address advance (ADV) input pin.
Write cycles are internally self–timed and are initiated by the rising edge of the
clock (K) input. This feature eliminates complex off–chip write pulse generation
and provides increased timing flexibility for incoming signals.
Synchronous byte write (SBx), synchronous global write (SGW), and synchro-
nous write enable (SW) are provided to allow writes to either individual bytes or
to all bytes. The bytes are designated as “a”, “b”, etc. SBa controls DQa, SBb
controls DQb, etc. Individual bytes are written if the selected byte writes SBx are
asserted with SW. All bytes are written if either SGW is asserted or if all SBx and
SW are asserted.
For read cycles, pipelined SRAMs output data is temporarily stored by an
edge–triggered output register and then released to the output buffers at the next
rising edge of clock (K).
The MCM63P837 and MCM63P919 operate from a 3.3 V core power supply.
All outputs operate on a 2.5 V or 3.3 V power supply. All inputs and outputs are
JEDEC standard JESD8–A and JESD8–5 compatible.
MCM63P837/MCM63P919–225 = 2.6 ns Access/4.4 ns Cycle (225 MHz)
MCM63P837/MCM63P919–200 = 3 ns Access/5 ns Cycle (200 MHz)
MCM63P837/MCM63P919–166 = 3.5 ns Access/6 ns Cycle (166 MHz)
3.3 V
±5%
Core Power Supply, 2.5 V or 3.3 V I/O Supply
ADSP, ADSC, and ADV Burst Control Pins
Selectable Burst Sequencing Order (Linear/Interleaved)
Single–Cycle Deselect Timing
Internally Self–Timed Write Cycle
Byte Write and Global Write Control
Sleep Mode (ZZ)
Simplified JTAG
JEDEC Standard 100–Pin TQFP and 119–Bump PBGA Packages
MCM63P837
MCM63P919
TQ PACKAGE
TQFP
CASE 983A–01
Freescale Semiconductor, Inc...
ZP PACKAGE
PBGA
CASE 999–02
The PowerPC name is a trademark of IBM Corp., used under license therefrom.
This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
REV 1
8/27/99
©
Motorola, Inc. 1999
MOTOROLA FAST SRAM
For More Information On This Product,
Go to: www.freescale.com
MCM63P837•MCM63P919
1
PADS file conversion AD file problem
I would like to ask: In which version of Altium Designer can the ASC file (Pads layout V 9.3 file) exported by PADS9.3 be imported? AD 9 cannot....
sh820 PCB Design
I want to ask about the development environment of the self-service terminals in the mobile business hall.
It is a device placed in the business hall like an ATM machine, which can be used for phone bill inquiry, bill printing, self-service payment, and service activation. It has a touch screen. It should ...
20977977 Embedded System
Seeking a solution for preamplification
When designing an amplifier, we need to design an input impedance buffer circuit greater than 1M. How should we design it? We usually use 50Ω. We applied for opa693. Can this chip do it? Please help m...
sunshine_chen Electronics Design Contest
485 Communication Processing
Previously, 232 was used for communication between PC and 51 single-chip microcomputer. When testing the communication protocol, everything was normal. The multiple data could be judged and the return...
淮海的大学 51mcu
Is it so difficult to post a message?
If it doesn’t work, just kill it. Are you still allowed to play? Can you play properly? ??? ???...
郝见你 Talking
The new "Dingshang LPC1788 embedded development board and Tornado 001 mobile phone development module"
[i=s]This post was last edited by yedaochang on 2014-8-16 09:51[/i] [size=6][size=14px]The DSM-HMI7055 core board is a system core board specially used to realize human-computer interaction applicatio...
yedaochang Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2306  2195  2044  97  993  47  45  42  2  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号