EEWORLDEEWORLDEEWORLD

Part Number

Search

MCM63Z834TQ15R

Description
256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
File Size751KB,35 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet View All

MCM63Z834TQ15R Overview

256K x 36 and 512K x 18 Bit ZBT Fast Static RAM

MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MCM63Z834/D
Product Preview
256K x 36 and 512K x 18 Bit
ZBTr Fast Static RAM
MCM63Z834
MCM63Z916
Freescale Semiconductor, Inc...
The ZBT RAM is an 8M–bit synchronous fast static RAM designed to provide
Zero Bus Turnaround
r
. The ZBT RAM allows 100% use of bus cycles during
back–to–back read/write and write/read cycles. The MCM63Z834 (organized as
256K words by 36 bits) and the MCM63Z916 (organized as 512K words by 18
bits) are fabricated in Motorola’s high performance silicon gate CMOS tech-
nology. This device integrates input registers, an output register, a 2–bit address
counter, and high speed SRAM onto a single monolithic circuit for reduced parts
count in communication applications. Synchronous design allows precise cycle
control with the use of an external positive–edge–triggered clock (CK). CMOS
circuitry reduces the overall power consumption of the integrated functions for
greater reliability.
Addresses (SA), data inputs (DQ), and all control signals except output enable
(G) and linear burst order (LBO) are clock (CK) controlled through positive–
edge–triggered noninverting registers.
Write cycles are internally self–timed and are initiated by the rising edge of the
clock (CK) input. This feature eliminates complex off–chip write pulse generation
and provides increased timing flexibility for incoming signals. Write data is
supplied to the memory one cycle after the write sequence initiation for the flow–
through device, and two cycles after the write sequence initiation for the pipelined
device.
For flow–through read cycles, the SRAM allows output data to simply flow freely from the memory
array. For pipelined read cycles, the SRAM output data is temporarily stored by an edge–triggered
output register and then released to the output buffers at the next rising edge of clock (CK).
The MCM63Z834 and MCM63Z916 operate from a 3.3 V core power supply and all outputs oper-
ate on a 2.5 V or 3.3 V power supply. All inputs and outputs are JEDEC Standard JESD8–A and
JESD8–5 compatible.
3.3 V
±5%
Core Power Supply, 2.5 V or 3.3 V I/O Supply
MCM63Z834 / 916–10 = 10 ns Flow–Through Access / 4 ns Pipelined Access (143 MHz)
MCM63Z834 / 916–11 = 11 ns Flow–Through Access / 4.2 ns Pipelined Access (133 MHz)
MCM63Z834 / 916–15 = 15 ns Flow–Through Access / 5 ns Pipelined Access (100 MHz)
Selectable Read/Write Functionality (Flow–Through/Pipelined)
Selectable Burst Sequencing Order (Linear/Interleaved)
Internally Self–Timed Write Cycle
Two–Cycle Deselect (Pipelined)
Byte Write Control
ADV Controlled Burst
Simplified JTAG
100–Pin TQFP and 119–Bump PBGA Packages
TQ PACKAGE
TQFP
CASE 983A–01
ZP PACKAGE
PBGA
CASE 999–02
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by
Micron Technology, Inc. and Motorola, Inc.
This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.
REV 2
1/10/00
©
Motorola, Inc. 2000
MOTOROLA FAST SRAM
For More Information On This Product,
Go to: www.freescale.com
MCM63Z834•MCM63Z916
1
Microcontroller Engineering Application Examples
[align=center]Single-Chip Microcomputer Engineering Application Examples[/align][align=left] [/align][align=left] [/align][align=left][size=4]This book is a technical book focusing on single-chip micr...
tiankai001 Download Centre
The latest research progress and experience of LPC1343
I have been very busy with work recently and have not posted in time. I am sorry for that. Today I would like to show you the small achievements I have made in this period. Please give me your advice....
gumuchixin NXP MCU
SMT machine rack production tutorial and rack material list
SMT rack production tutorial and rack material list download address:...
net2uizoo Creative Market
Please explain the relevant knowledge of ADC and DMA in detail. It is really painful for me.
//DMA1 channel configurationDMA_DeInit(DMA1_Channel1); //Set to CH1 DMA contains 7 channels (CH1-CH7) DMA_InitStructure.DMA_PeripheralBaseAddr = ADC1_DR_Address; //Give DMA the starting addressDMA_Ini...
wubaobao1993 stm32/stm8
I need an expert to answer my question about hardware circuit design of 7128. I am confused. . .
My program has been debugged on the test box. But I don't know how to design the hardware board. The main thing is to connect the 0832DA conversion part. Because I used to use a single-chip microcompu...
渡渡鸟 FPGA/CPLD
MIMO Smart Antenna Technology in 4G
I. Introduction Smart antennas are also commonly referred to as adaptive antenna arrays. They can form specific antenna beams to achieve directional transmission and reception, and are mainly used to ...
呱呱 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1467  1553  2227  552  1729  30  32  45  12  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号