ALVD-FREQ-F-K-C-T datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ALVD-FREQ-F-K-C-T

ALVD-FREQ-F-K-C-T: DescriptionCMOS Output Clock Oscillator, 0.75MHz Min, 800MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 6 PIN; CategoryPassive components oscillator; File Size1MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ALVD-FREQ-F-K-C-T Overview

CMOS Output Clock Oscillator, 0.75MHz Min, 800MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 6 PIN

ALVD-FREQ-F-K-C-T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION; SYMMETRY 55/45 ALSO AVAILLABLE; TAPE AND REEL
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	1.6 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	50 ppm
frequency stability	30%
Manufacturer's serial number	ALVD
Installation features	SURFACE MOUNT
Maximum operating frequency	800 MHz
Minimum operating frequency	0.75 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-30 °C
Oscillator type	CMOS
Output load	10 pF
physical size	7.0mm x 5.0mm x 1.8mm
longest rise time	1.6 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	40/60 %

Preview

Download Datasheet

View All

CERAMIC SMD CRYSTAL CLOCK OSCILLATOR

WITH VOLTAGE CONTROL

ALVD

RoHS

Compliant

7.0 x 5.0 x 1.8m m

| | | | | | | | | | | | | |

FEATURES:

• Based on a proprietary digital multiplier

• Tri-State Output

• Low Phase Jitter

• 3.3V +/- 5% operation

• Ceramic SMD, low profile package

APPLICATIONS:

• SONET, xDSL

• SDH, CPE

• STB

STANDARD SPECIFICATIONS:

P ARAMETERS

ABRACON P/N:

Frequency range:

Operating temperature:

Storage temperature:

Overall frequency stability:

Supply voltage (V

Voltage control (V

Symmetry at 1/2 Vdd:

Output Level:

Pullability:

Tristate Function:

Aging per year:

RMS Phase Jitter:

Period Jitter (peak to peak):

Phase Noise:

ALVD Series

750 KHz to 800 MHz

0°C to +70°C (see options)

-55°C to +125°C

±50 ppm max. (see options)

3.3V ± 10%

0.3VDC min, 1.65VDC typ, 3.0 VDC max.

40/60% max.

See options (PECL, CMOS, or LVDS)

± 50ppm (see option)

"1" (V

>= 0.7* Vdd) or open: Oscillation

"0" (V

< 0.3* Vdd) : Hi Z

±5 ppm max.

3ps typical, 5ps max. (12KHz~20MHz)

35 ps typical

-112 dBc/Hz @ 1kHz Offset from 155.52MHz

-125 dBc/Hz @ 10kHz Offset from 155.52MHz

-123 dBc/Hz @ 100KHz Offset from 155.52MHz

-109 dBc/Hz @ 1kHz Offset from 622.08MHz

-110 dBc/Hz @ 10kHz Offset from 622.08MHz

-109 dBc/Hz @ 100KHz Offset from 622.08MHz

PECL:

Supply current (I

25mA max (for Fo<24MHz),65mA max (for 24MHz<Fo<96MHz),100mA max (96MHz<Fo<800MHz)

Output Logic High: V

-1.025V min, V

-0.880V max.

Output Logic Low: V

-1.810V min. V

-1.620V max.

Symmetry (Duty Cycle): 45% min, 50% typ, 55% max,

Rise time: 0.6nSec typ,1.5nS max

Fall time: 0.6nSec typ, 1.5nS max

CMOS:

Supply current (I

15 mA max (for Fo<24MHz),30mA max (for 24MHz<Fo<96MHz), 40mA max (96MHz<Fo<800MHz)

Output Clock Rise/ Fall Time [10%~90% VDD with 10pF load]: 1.2ns typ, 1.6ns max.

Output Clock Duty Cycle [Measured @ 50% VDD]: 45% min, 50% typical, 55% max

LVDS:

Supply current (I

25 mA max (for Fo<24MHz),45mA max (for 24MHz<Fo<96MHz),80mA max (96MHz<Fo<800MHz)

Output Clock Duty Cycle @ 1.25V: 45% min, 50% typical, 55% max

Output Differential Voltage (V

): 247mV min, 355mV typical, 454mV max

VDD Magnitude Change (∆V

): -50mV min, 50mV max

Output High Voltage : V

= 1.4V typical, 1.6V max.

Output Low Voltage: V

= 0.9V min, 1.1V typical

Offset Voltage [R

= 100 Ω]: V

= 1.125V min, 1.2V typical, 1.375V max

Offset Magnitude Change [R

= 100 Ω]: ∆V

= 0mV min, 3mV typical, 25mV max

Power-off Leakage (I

OXD

) [Vout=VDD or GND, VDD=0V] = ±1µA typical, ±10 µA max.

Differential Clock Rise Time (t

) [R

=100 Ω, CL=10pF]: 0.2nS min, 0.7nS typical, 1.0nS,max

Differential Clock Fall Time (t

) [R

=100 Ω, CL=10pF]: 0.2nS min, 0.7nS typical, 1.0nS max

ABRACON IS

ISO9001:2008

CERTIFIED

Revised: 12.02.10

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit

www.abracon.com

for Terms & Conditions of Sale

Recommended Resources

About the working principle of single touch mode light switch

Series switching power supply circuit composed of CW3524 04

T4163A single column coordinate boring machine electrical schematic circuit (2)

Dual 100uA current source REF200 circuit diagram

MF52 multimeter wiring circuit

3.5w ultra-high amplifier (600-860MHZ) circuit

Motor stroboscope test: When using a stroboscope to test the motor speed, it is necessary to make a mark on the rotating motor shaft or somewhere else. Adjust the flashing frequency of the stroboscope so that the mark is rel...; 广州兰泰仪器有限公司 Mobile and portable

Can you guys help me figure out why wince dial-up Internet access fails?: RASENTRY rasEntry;DWORD dw;RASDIALPARAMS rdParams;//拨号参数BOOL flag;//初始化拨号参数memset (&rasEntry, 0, sizeof(RASENTRY));rdParams.dwSize=sizeof(RASDIALPARAMSW);rasEntry.dwSize =sizeof(RASENTRY);rasEntry.dwf...; ghmgs Embedded System

TM8704 User Manual.: The new TM87 series product is a 4-bit single chip specially designed for power-saving battery applications . The chip contains ROM, RAM, Clock, I/O and LCD driver . The operating voltage of TM8704 is...; rain Embedded System

rs232 usb to serial port hl-340 win8: rs232 usb to serial port hl-340 win8 64 bit machine...; ienglgge FPGA/CPLD

Why is there a square on the pointer in AD's PCB interface?: For some reason, the pointer in the PCB interface has a square. When only the top layer is displayed, you can see the bottom layer through this square, giving you a sense of perspective.What is it and...; 钟山翼 PCB Design

With a student ID (need to apply), you can only charge 6,000 yuan, the original price is 13,800: Congratulations to Zhixin Technology for receiving 5 million angel investment. Now Zhixin Technology has decided that all students who come to Beijing Zhixin for training on July 23 can only charge 6,...; zxopen08 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components