EEWORLDEEWORLDEEWORLD

Part Number

Search

AFL2824SZ-ES

Description
ADVANCED ANALOG HIGH RELIABILITY HYBRID DC/DC CONVERTERS
File Size120KB,11 Pages
ManufacturerInternational Rectifier ( Infineon )
Websitehttp://www.irf.com/
Download Datasheet View All

AFL2824SZ-ES Overview

ADVANCED ANALOG HIGH RELIABILITY HYBRID DC/DC CONVERTERS

PD - 94457A
AFL50XXS SERIES
ADVANCED ANALOG
HIGH RELIABILITY
HYBRID DC/DC CONVERTERS
Description
The AFL Series of DC/DC converters feature high power
density with no derating over the full military tempera-
ture range. This series is offered as part of a complete
family of converters providing single and dual output
voltages and operating from nominal +28, +50, +120 or
+270 volt inputs with output power ranging from 80 to
120 watts. For applications requiring higher output
power, individual converters can be operated in paral-
lel. The internal current sharing circuits assure equal
current distribution among the paralleled converters. This
series incorporates Advanced Analog’s proprietary mag-
netic pulse feedback technology providing optimum
dynamic line and load regulation response. This feed-
back system samples the output voltage at the pulse
width modulator fixed clock frequency, nominally 550
KHz. Multiple converters can be synchronized to a sys-
tem clock in the 500 KHz to 700 KHz range or to the
synchronization output of one converter. Undervoltage
lockout, primary and secondary referenced inhibit, soft-
start and load fault protection are provided on all mod-
els.
These converters are hermetically packaged in two en-
closure variations, utilizing copper core pins to mini-
mize resistive DC losses. Three lead styles are avail-
able, each fabricated with Advanced Analog’s rugged
ceramic lead-to-package seal assuring long term
hermeticity in the most harsh environments.
Manufactured in a facility fully qualified to MIL-PRF-
38534, these converters are available in four screening
grades to satisfy a wide range of requirements. The CH
grade is fully compliant to the requirements of MIL-H-
38534 for class H. The HB grade is fully processed and
screened to the class H requirement, may not neces-
sarily meet all of the other MIL-PRF-38534 requirements,
e.g., element evaluation and Periodic Inspection (P.I.)
not required. Both grades are tested to meet the com-
plete group “A” test specification over the full military
50V Input, Single Output
AFL
Features
n
30 To 80 Volt Input Range
n
3.3
,
5, 8, 9 12, 15, 24
and
28
Volts Outputs
Available
n
High Power Density - up to 84 W / in3
n
Up To 120 Watt Output Power
n
Parallel Operation with Stress and Current
Sharing
n
Low Profile (0.380") Seam Welded Package
n
Ceramic Feedthru Copper Core Pins
n
High Efficiency - to 85%
n
Full Military Temperature Range
n
Continuous Short Circuit and Overload
Protection
n
Remote Sensing Terminals
n
Primary and Secondary Referenced
Inhibit Functions
n
Line Rejection > 40 dB - DC to 50KHz
n
External Synchronization Port
n
Fault Tolerant Design
n
Dual Output Versions Available
n
Standard Military Drawings Available
temperature range without output power deration.
Two grades with more limited screening are also
available for use in less demanding applications.
Variations in electrical, mechanical and screen-
ing can be accommodated. Contact Advanced
Analog for special requirements.
www.irf.com
1
07/09/02
Are there any friends who are interested in wireless routing and network card circuits?
Wireless technology is developing very rapidly. WIFI technology has entered our homes. Recently, I have been very interested in wireless network cards and routers. I have also bought some equipment an...
JasonYoo RF/Wirelessly
Wuhan: Recruiting hardware circuit design engineers, FPGA design engineers and PCB design engineers
An electronics company in Wuhan located in Optics Valley has great development prospects and generous remuneration. We sincerely recruit talented people who are interested in working in Wuhan. Interes...
terrac Recruitment
FPGA Introduction: PS2 Interface (Send and Receive, Attached)
Regarding the PS2 interface, the receiving module has been given above. As for the sending module, Xiaoyu spent a long time, about two weeks. During this period, Xiaoyu made a very serious problem. PS...
DSP16 FPGA/CPLD
18V to 15V (BUCK)
I would like to ask an expert how to convert the buck circuit from 18V to 15V with a current of 300 mA. . . . Is it possible?...
尘埃13 Analogue and Mixed Signal
Implementation of DPD based on MicroBlaze
Implementation of DPD based on MicroBlaze DPD simulation as shown in Figure C MATLAB DPD before...
phdwong FPGA/CPLD
Aren't timing signals and clock pulse signals different?
I was confused when reading the book on computer organization principles. Isn't the timing signal just a series of regular pulse signals? Is there any difference between T1, T2...Tn? It also says that...
dzwwk Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1825  883  2418  121  551  37  18  49  3  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号