LP49-09-32.0M-30F3EE datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> LP49-09-32.0M-30F3EE

LP49-09-32.0M-30F3EE: DescriptionParallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, ROHS COMPLIANT PACKAGE-2; CategoryPassive components Crystal/resonator; File Size92KB，6 Pages; ManufacturerPletronics; Environmental Compliance

Download Datasheet Parametric View All

LP49-09-32.0M-30F3EE Overview

Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, ROHS COMPLIANT PACKAGE-2

LP49-09-32.0M-30F3EE Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Pletronics
package instruction	ROHS COMPLIANT PACKAGE-2
Reach Compliance Code	compliant
Other features	AT-CUT CRYSTAL; BULK
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - 3RD OVERTONE
Drive level	1000 µW
frequency stability	0.002%
frequency tolerance	30 ppm
JESD-609 code	e3
load capacitance	9 pF
Manufacturer's serial number	LP49
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	32 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
physical size	L10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance	100 Ω
surface mount	NO
Terminal surface	Matte Tin (Sn)

Preview

Download Datasheet

View All

LP21 / LP24 / LP49 Series

Low Profile Crystal

February 2010

• The Pletronics’ LP49 Series is a low profile

thru-hole crystal

• Bulk packaging

• 3 MHz to 70 MHz

• HC-49/US

• AT Cut Crystal

LP21 0.082 (2.10mm) high

LP24 0.100 (2.50mm) high

LP49 0.140 (3.56mm) high

Pletronics Inc. certifies this device is in accordance with the

RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.

Pletronics Inc. guarantees the device does not contain the following:

Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s

Weight of the Device: 0.62 grams

Moisture Sensitivity Level: 1 As defined in J-STD-020C

Second Level Interconnect code: e1, e2 or e3

Electrical Specification:

Item

Frequency Range

Calibration Frequency Tolerance

Frequency Stability over OTR

Equivalent Series Resistance

(ESR)

Min

Drive Level

Shunt Capacitance

Aging per year

Specified Temperature Range

Storage Temperature Range

(C0)

-5

-40

-55

Max

200

150

120

100

+85

+125

Unit

MHz

ppm

Ohms

ppm

Condition

AT cut

at +25

C + 3

see table on page 3 for

available options

LP49

LP49/LP24

LP49/LP24/LP21

Overtone

Fundamental

3 MHz to 4 MHz

4 MHz to 5 MHz

5 MHz to 6 MHz

6 MHz to 7 MHz

7 MHz to 9 MHz

9 MHz to 10 MHz

10 MHz to 13 MHz

13 MHz to 15 MHz

15 MHz to 27 MHz

27 MHz to 30 MHz

27 MHz to 32 MHz

32 MHz to 50 MHz

50 MHz to 70 MHz

use 10 µW for testing

Pad to Pad capacitance

at +25

C + 3

see table on page 3 for available options

Product information is current as of publication date. The product conforms

to specifications per the terms of the Pletronics limited warranty. Production

processsing does not necessarily include testing of all parameters.

Recommended Resources

Fingerprint identification system circuit diagram based on FPGA

Material truck overtravel backup protection circuit

Frequency doubler circuit diagram up to 1MHz

digital watch circuit

Electronic frequency dividing amplifier circuit

Computer motherboard circuit diagram 815 5_26

A Unicom employee's remaining feelings about Unicom (reposted): [font=宋体][size=4]I am also a Unicom user, and finally saw the internal problem[/size][/font] [font=宋体][size=4][/size][/font] [size=4][font=宋体]Reposted from: [/font][url=http://bbs.c114.net/viewthread....; banana RF/Wirelessly

***Strange phenomenon, no response when sending IP packets after IPCP negotiation.****: I use my PC to connect to the mobile phone and dial up the GPRS of China Mobile. I send PPP frames myself. However, after the IPCP process is completed, the server does not respond when I send the fir...; weimeng4359 Embedded System

Help with STM32 development board USB debugging dead loop problem: Development board: STM32F10B_EVALuses the STM32 USB routine VirtualCOMPort, select STM32F10xxB as the Device in the project settings, and check run to main. No other changes are made to the routine.Af...; 123amy stm32/stm8

Block device driver problem: I want to sort out the knowledge of device drivers. As a result, the following error occurred when compiling with the module: Source file: //mydisk.c #include #include#include #include #include #inclu...; ldy9375 Embedded System

Implementation of a sensorless, low-cost, high-speed, low- and medium-power BLDC controller: Sensorless control technology has been an important research direction for brushless DC motors ( BLDC ) in the past decade. The core of sensorless control research is the rotor position signal detecti...; cjwjh 51mcu

A good book for FPGA enthusiasts, a complete guide to FPGA development: I share this book with you all, and hope you enjoy your study!...; zhuizhu12345 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components