530UB858M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530UB858M000DG

530UB858M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 858MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UB858M000DG Overview

CMOS/TTL Output Clock Oscillator, 858MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB858M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	858 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Power amplifier composed of STK4191

Add computer control function circuit to ordinary electric fan

Two-ground switch circuit composed of bidirectional thyristor

Songhua, Zhonghua CFXB15H-CFXB65H heat preservation automatic rice cooker circuit diagram

1GHZ Manchester decoding circuit

Temperature over-limit automatic temperature adjustment socket circuit using temperature switch integrated circuit MAX6502

How to install the driver for the ep-9npaj-3pr motherboard integrated network card: How to install the driver of the integrated network card of ep-9npaj-3pr motherboard? Please give me some advice! Thank you!...; mati1111 Embedded System

I would like to ask if there is a difference between ISE calling Modelsim post-simulation and Modelsim post-simulation alone. Which one should be used?: I recently found that the results of using ISE10.1 to call Modelsim SE 6.5 for timing simulation (Post-Route Simulation) are different from the results of using the same netlist file and sdf file to r...; cook246 FPGA/CPLD

TinyOS porting communication on MSP430F2618+CC2520 and CC2530 platforms: Currently, TinyOS only supports low-end MSP430 MCUs such as f1611 and RF chips such as CC2420. It does not support high-end MSP430 series MCUs and TI's second-generation RF chip CC2520. Some time ago,...; hwwr RF/Wirelessly

9 Personality Types of Highly Effective People: In the evening, I read "The Nine Personalities of Highly Effective People" by American Charles Dreson , and found it very useful. So I refined and sorted out the main ideas to encourage myself and sha...; wangqingtao Talking

l298_compact_motor_driver: [i=s]This post was last edited by paulhyde on 2014-9-15 09:33[/i] l298_compact_motor_driver...; gh001 Electronics Design Contest

[In-depth] Design of a low-cost transceiver system for multi-function radar: Today's Recommended ArticleToday's recommended article is written by Zhang Rui and Hua Tingting, experts from the 38th Institute of China Electronics Technology Group Corporation. This article is exce...; btty038 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components