Table 1. SRAM Device Control Operation Truth Table
G
X
X
L
X
W
X
X
H
L
X
E2
X
L
H
H
X
E1
H
X
L
L
L
I/O Mode
DQ(31:0)
3-State
DQ(31:0)
3-State
DQ(31:0)
Data Out
DQ(31:0)
Data In
DQ(31:0)
All 3-State
Mode
Standby
Standby
Word Read
Word Write
3-State
V
DD1
A11
A12
A13
A14
A15
A16
E1
G
E2
V
DD2
V
SS
Figure 2. 20ns SRAM Pinout (68)
Note:
Pin 30 on the UT8ER512K32S (Slave) is a no connect (NC).
Busy
MBE
V
DD2
V
SS
PIN DESCRIPTIONS
Pins
A(18:0)
DQ(31:0)
E1
E2
W
G
V
DD1
V
DD2
V
SS
MBE
SCRUB
SCRUB
BUSY
BUSY
Type
I
BI
I
I
I
I
P
P
P
TTO
I
O
NC
O
Description
Address
Data Input/Output
Enable (Active Low)
Enable (Active High)
Write Enable
Power (1.8)
Output Enable
Power (3.3V)
Ground
H
Notes:
1. “X” is defined as a “don’t care” condition.
2. Device active; outputs disabled.
IM
IN
MBE
H
L
X
X
A
Table 2. EDAC Control Pin Operation Truth Table
SCRUB
H
H
H
H
BUSY
H
H
H
L
I/O Mode
Read
Read
X
X
Mode
Uncorrectable Bit
Error
Valid Data Out
Device Ready
Device Ready / Early
Scrub Request
Coming
Device Busy
PR
Multiple Bit Error
Slave SCRUB Input
Slave No Connect
Master SCRUB Output
X
L
X
Not
Accessible
Master Wait State Control
Notes:
1. “X” is defined as a “don’t care” condition
EL
3
RY
READ CYCLE
A combination of W and E2 greater than V
IH
(min) and E1 and
G less than V
IL
(max) defines a read cycle. Read access time is
measured from the latter of device enable, output enable, or valid
address to valid data output.
SRAM Read Cycle 1, the Address Access in Figure 3a, is
initiated by a change in address inputs while the chip is enabled
with G asserted and W deasserted. Valid data appears on data
outputs DQ(31:0) after the specified t
AVQV
is satisfied. Outputs
remain active throughout the entire cycle. As long as device
enable and output enable are active, the minimum time between
valid address changes is specified by the read cycle time (t
AVAV
).
SRAM Read Cycle 2, the Chip Enable-controlled Access in
Figure 3b, is initiated by the latter of either E1and E2 going
active while G remains asserted, W remains deasserted, and the
addresses remain stable for the entire cycle. After the specified
t
ETQV
is satisfied, the 32-bit word addressed by A(18:0) is
accessed and appears at the data outputs DQ(31:0).
SRAM Read Cycle 3, the Output Enable-controlled Access in
Figure 3c, is initiated by G going active while E1 and E2 are
asserted, W is deasserted, and the addresses are stable. Read
access time is t
GLQV
unless t
AVQV
or t
ETQV
(reference Figure
3b) have not been satisfied.
SRAM EDAC Status Indications during a Read Cycle, if MBE
is Low, the data is good. If MBE is High the data is corrupted.
WRITE CYCLE
A combination of W and E1 less than V
IL
(max) and E2 greater
than V
IH
(min) defines a write cycle. The state of G is a “don’t
care” for a write cycle. The outputs are placed in the high-
impedance state when either G is greater than V
IH
(min), or when
W is less than V
IL
(max).
by either E1or E2 going active. For the W initiated write, unless
the outputs have been previously placed in the high-impedance
state by G, the user must wait t
WLQZ
before applying data to the
thirty-two bidirectional pins DQ(31:0) to avoid bus contention.
MEMORY SCRUBBING/CYCLE STEALING
The UT8ER512K32 SRAM uses architectural improvements
and embedded error detection and correction to maintain
unsurpassed levels of SEU protection. This is accomplished by
what Aeroflex refers to as Cycle Stealing. To minimize the
system design impact for reduced speed operation, the edge
relationship between BUSY and SCRUB is programmable via
the sequence described in figure 5a.
The effective error rate will be flux dependent (rate at which
radiation is applied) and not simply LET dependent. As a result,
some users may desire an increased scrub rate to lower the error
rate at the sacrifice of reduced total throughput, while others
may desire a lower scrub rate to increase the total throughput
and accept a higher error rate in a low flux environment. This
rate at which the SRAM controller will correct errors from the
memory is user programmable. The required sequence is
described in figure 5a.
Data is corrected not only during the internal scrub, but again
during a user requested read cycle. The MBE signal is asserted
once the data is valid (t
AVAV
), if the data presented contains at
least two errors and should be considered corrupt. (Note:
Reading un-initialized memory locations may result in un-
intended MBE assertions.)
RADIATION HARDNESS
The UT8ER512K32 SRAM incorporates special design, layout,
and process features which allows operation in a limited
radiation environment.
Table 3. Radiation Hardness Design Specifications
1
Total Dose
Heavy Ion
Error Rate
2
100K
TBD
rad(Si)
Errors/Bit-Day
Write Cycle 1, the Write Enable-controlled Access in Figure 4a,
is defined by a write terminated by W going high, with E1 and
E2 still active. The write pulse width is defined by t
WLWH
when
the write is initiated by W, and by t
ETWH
when the write is
initiated by E1 and E2. Unless the outputs have been previously
placed in the high-impedance state by G, the t
WLQZ
before
applying data to the 32 bidirectional pins DQ(31:0) to avoid bus
contention.
PR
EL
IM
4
Write Cycle 2, the Chip Enable-controlled Access in Figure 4b,
is defined by a write terminated by the latter of E1 or E2 going
inactive. The write pulse width is defined by t
WLEF
when the
write is initiated by W, and by t
ETEF
when the write is initiated
IN
Notes:
1. The SRAM is immune to latchup to particles >100MeV-cm
2
/mg.
2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of
Aluminum.
SUPPLY SEQUENCING
No supply voltage sequencing is required between V
DD1
and
V
DD2
.
A
RY
ABSOLUTE MAXIMUM RATINGS
1
(Referenced to V
SS
)
SYMBOL
V
DD1
V
DD2
V
I/O
T
STG
P
D
T
J
Θ
JC
I
I
PARAMETER
DC supply voltage (Core)
DC supply voltage (I/O)
Voltage on any pin
Storage temperature
Maximum power dissipation
Maximum junction temperature
Thermal resistance, junction-to-case
2
DC input current
LIMITS
-0.3 to 2.0V
-0.3 to 3.8V
-0.3 to 3.8V
-65 to +150°C
1.2W
+150°C
5°C/W
±
5 mA
Notes:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability and performance.
In common DM642 network development, the network port is designed by combining DM642-EMAC with the PHY layer, and then the network driver is developed using TI-NDK. In my design, DM642+ KSZ8993M was s...
I just saw a friend in the forum talking about his feelings about the college entrance examination. I wanted to reply directly, but then I thought about it and decided to open a separate post to recal...
If one day you find out that your lover whom you have loved for many years has betrayed you, what would you choose: A. drown your sorrows in alcohol or cry; B. do the same thing in revenge; C. be very...
On August 23rd, Geely's subsidiary, Jiyao Tongxing, announced it has the industry's largest advanced production capacity for tandao
batteries
, with eight production bases across China. Jiy...[Details]
When you are happily watching NBA or football, your wife asks you to turn off the lights in the bedroom. Would you be depressed? Of course, unless you are not afraid of your wife.
Now you are ...[Details]
The most significant feature of IPS panels is that both electrodes are located on the same surface, unlike other LCD panels, which have electrodes arranged on top and bottom surfaces in a three-dim...[Details]
We are entering a new era where people are increasingly affordably equipped with more electronic gadgets. Electronics have become essential to our lives. For example, the average consumer now owns ...[Details]
As time goes by, people are increasingly concerned about their own and their families' health. However, existing monitoring devices for individual vital signs have struggled to gain market share du...[Details]
For healthcare professionals, accurate diagnosis and treatment are crucial for a clear picture of a person's health. However, healthcare professionals often rely on tests at medical facilities, cli...[Details]
Gross profit margin jumped from 13.6% in the first half of last year to 25.9%, almost doubling year-on-year.
On August 21, RoboSense released its interim performance report, in which the...[Details]
On August 18th, Galaxis, a specialist in integrated intelligent intralogistics robotics, officially unveiled its next-generation, ultra-narrow aisle forklift mobile robot, the "VFR Ultra-Narrow Ser...[Details]
On August 22, South Korean media Nate reported on the 20th local time that Samsung Electronics is introducing Hyper Cell technology into its most advanced 2nm process technology, striving to improv...[Details]
A half-bridge is an inverter topology for converting DC to AC. A typical half-bridge circuit consists of two controller switches, a three-wire DC power supply, two feedback diodes, and two capacito...[Details]
Reflow soldering is one of the most commonly used methods in electronics manufacturing, allowing for the soldering of large numbers of components in a relatively short time. However, any experience...[Details]
PowiGaN achieves 95% efficiency at both light and full loads, meeting critical operational and safety requirements.
DARWIN, Australia and SAN JOSE, Calif.,
August 22, 2025 – Powe...[Details]
Shenzhen Baowei Power Supply high frequency pure sine wave power, communication inverter power supply has two communication interfaces, RS232 and R485 interfaces, their functions and characteristic...[Details]
"I want to ask why there are so many manufacturers making mobile phone CPUs, but only Intel and AMD make computer CPUs?"
The progress of domestic PC CPU production has disappointed many ...[Details]
The fracture mechanism is stress concentration, which typically occurs at the capacitor lead pins or pad connection points, as shown in the figure. Under vibration, the capacitor lead pins and pad ...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
