EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

DM74AS640J/A+

Description
IC,BUS TRANSCEIVER,SINGLE,8-BIT,AS-TTL,DIP,20PIN,CERAMIC
Categorylogic    logic   
File Size242KB,4 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

DM74AS640J/A+ Overview

IC,BUS TRANSCEIVER,SINGLE,8-BIT,AS-TTL,DIP,20PIN,CERAMIC

DM74AS640J/A+ Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNational Semiconductor(TI )
package instructionDIP, DIP20,.3
Reach Compliance Codeunknown
Control typeCOMMON CONTROL
Counting directionBIDIRECTIONAL
JESD-30 codeR-XDIP-T20
JESD-609 codee0
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Output polarityINVERTED
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL

DM74AS640J/A+ Related Products

DM74AS640J/A+
Description IC,BUS TRANSCEIVER,SINGLE,8-BIT,AS-TTL,DIP,20PIN,CERAMIC
Is it Rohs certified? incompatible
Maker National Semiconductor(TI )
package instruction DIP, DIP20,.3
Reach Compliance Code unknown
Control type COMMON CONTROL
Counting direction BIDIRECTIONAL
JESD-30 code R-XDIP-T20
JESD-609 code e0
Number of digits 8
Number of functions 1
Number of terminals 20
Maximum operating temperature 70 °C
Output characteristics 3-STATE
Output polarity INVERTED
Package body material CERAMIC
encapsulated code DIP
Encapsulate equivalent code DIP20,.3
Package shape RECTANGULAR
Package form IN-LINE
power supply 5 V
Nominal supply voltage (Vsup) 5 V
surface mount NO
technology TTL
Temperature level COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE
Terminal pitch 2.54 mm
Terminal location DUAL
About LVDS pin interface in FPGA
Could you please tell me, can all the pins in FPGA be set as LVDS interface, or only some of them?...
全部都是泡馍 FPGA/CPLD
Serial port program issues based on UCOS-II
I am currently researching a serial port program based on UCOS-II, and the development environment is IAR. When I ported the UART program that comes with IAR to UCOS-II, I found some problems: For exa...
chenmaoxiong Real-time operating system RTOS
Huawei EM200 module communication
It may be a network problem. The connection will be closed automatically during the data transmission process. However, after the connection is closed, the server does not disconnect automatically (da...
hzlegender Embedded System
Taken at the Beijing Auto Show.
The pictures uploaded to the forum cannot be too large, so the pixels are adjusted to a relatively low level, please forgive me for the impact on your viewing experience!...
spj2007 Talking
What happened to printf()?
After I finished adding the gcc compiler to notepad++, I was very happy to play with the program on it. However, I found a problem, a very serious problem. That is, when the program runs, the order of...
辛昕 Programming Basics
Can the baud rate in the serial port IP core of the fpga be adjusted?
Can the baud rate of the serial port IP core in the fpga be adjusted? I mean whether it can be configured in the program....
oyueyueniao FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1449  2870  1324  472  242  30  58  27  10  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号