SI5338-EVB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > unclassified> SI5338-EVB

SI5338-EVB: DescriptionBOARD EVALUATION SI5338; Categoryunclassified; File Size591KB，170 Pages; ManufacturerSILABS; Websitehttp://www.silabs.com

Download Datasheet View All

SI5338-EVB Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5338-EVB	-	-	View	Buy Now

SI5338-EVB Overview

BOARD EVALUATION SI5338

Preview

Download Datasheet

View All

Si5338

C - P

R O G R A M M A B LE

N Y

- F

R E Q U E N C Y

, A

N Y

-O

UTPU T

U A D

L OC K

E N E R A T O R

Features



CLK0A

CLK0B

VDD

VDDO0



Low power MultiSynth™ technology



enables independent, any-frequency

synthesis on four differential output



drivers

Highly-configurable output drivers with

up to four differential outputs, eight

single-ended clock outputs, or a



combination of both

Low phase jitter of 0.7 ps RMS typ

High precision synthesis allows true



zero ppm frequency accuracy on all

outputs

Flexible input reference:



External crystal: 8 to 30 MHz



CMOS input: 5 to 200 MHz



SSTL/HSTL input: 5 to 350 MHz





Differential input: 5 to 710 MHz



Independently configurable outputs

support any frequency or format:



LVPECL/LVDS: 0.16 to 710 MHz





HCSL: 0.16 to 250 MHz





CMOS: 0.16 to 200 MHz





SSTL/HSTL: 0.16 to 350 MHz



Independent output voltage per driver:



1.5, 1.8, 2.5, or 3.3 V

RSVD_GND

C/SMBus compatible interface

Easy to use programming software

Small size: 4 x 4 mm, 24-QFN

Low power: 45 mA core supply typ

Wide temperature range: –40 to

+85 °C

CLK1A

CLK1B

VDDO1

VDDO2

CLK2A

CLK2B

IN1

IN2

IN3

IN4

IN5

GND

Pad

Applications



Ethernet switch/router

PCI Express 2.0/3.0

Broadcast video/audio timing

Processor and FPGA clocking



Any-frequency clock conversion

MSAN/DSLAM/PON

Fibre Channel, SAN

Telecom line cards

IN6

INTR

Description

The Si5338 is a high-performance, low-jitter clock generator capable of

synthesizing any frequency on each of the device's four output drivers. This timing

IC is capable of replacing up to four different frequency crystal oscillators or

operating as a frequency translator. Using its patented MultiSynth™ technology,

the Si5338 allows generation of four independent clocks with 0 ppm precision.

Each output clock is independently configurable to support various signal formats

and supply voltages. The Si5338 provides low-jitter frequency synthesis in a

space-saving 4 x 4 mm QFN package. The device is programmable via an I

SMBus-compatible serial interface and supports operation from a 1.8, 2.5, or

3.3 V core supply. I

C device programming is made easy with the ClockBuilder™

Desktop software available at

www.silabs.com/ClockBuilder.

Rev. 0.6 9/10

VDDO3

CLK3B

CLK3A

VDD

SCL

SDA

Single supply core with excellent

PSRR: 1.8, 2.5, 3.3 V

Independent frequency increment/

decrement feature enables

glitchless frequency adjustments in

1 ppm steps

Independent phase adjustment on

each of the output drivers with an

accuracy of <20 ps steps

Highly configurable spread

spectrum (SSC) on any output:



Any frequency from 5 to 350 MHz



Any spread from 0.5 to 5.0%



Any modulation rate from 33 to

63 kHz

External feedback mode allows

zero-delay mode

Loss of lock and loss of signal

alarms

Ordering Information:

See page 168.

Pin Assignments

Top View

Si5338

Si5338

ABLE O F

ONTENTS

Section

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Typical Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

3.1. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

3.2. Input Stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

3.3. Synthesis Stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

3.4. Output Stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

3.5. Configuring the Si5338 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

3.6. Status Indicators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

3.7. Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

3.8. Reset Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

3.9. Features of the Si5338 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

4. Applications of the Si5338 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

4.1. Free-Running Clock Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

4.2. Synchronous Frequency Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

4.3. Configurable Buffer and Level Translator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

5. I

6. Si5338 Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

6.1. Register Write-Allowed Mask . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

6.2. Register Categories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

6.3. Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

6.4. Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

7. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160

8. Device Pinout by Part Number . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .164

9. Package Outline: 24-Lead QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166

10. Recommended PCB Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167

11. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .170

Rev. 0.6

Recommended Resources

Serial dynamic LED scanning circuit

Pet automatic feeding circuit

Light control switch circuit 3 controlled by flashlight

Marriott CFXB40-2P, CFXB50-2P thermal insulation automatic rice cooker circuit diagram

Charger automatic shutdown device

High output voltage integrated regulated power supply circuit 2

The general function of this part and the detailed role of each component,,,: I have never done power supply, never touched it. . . Help...; 周张超 Electronics Design Contest

stm32 VCP driver 32bit+64bit: The official link of st is 1.4.1, which seems to be only 32bit. This is also downloaded from somewhere else, with 32+64, version 1.3.1 @wugx...; johnrey ST Sensors & Low Power Wireless Technology Forum

TOP 10 thermal imager problems! Break your measurement troubles: I believe that engineers are familiar with infrared thermal imagers. However, during the purchase and use process, everyone always has various questions. We have selected 10 most representative questi...; EEWORLD社区 Test/Measurement

Kewei PLC chipset development example (VIII): Actual combat! In the last lecture, we learned about the IO port allocation of EASY-M0806R and the pins of various LEDs. Now we will start to write our driver code step by step~ The first is the INIT_...; 断琴残风 MCU

uC/OS II Learning "Two" - uC/OS II Kernel Complete Analysis of Idle Task Establishment: Last time we talked about the creation of idle tasks: OSTaskCreate(OSTaskIdle, (void *)0, OSTaskIdleStk[0], OS_IDLE_PRIO); // Create an idle task The creation of the idle task is completed by calling ...; 416561760 Embedded System

Ask about the ALTERA DDR controller local_rdata_valid signal problem: I use stratix II to control the read and write of DDR2. I found that the local_rdata_valid signal is very strange. The read and write data captured by signalTap are all correct, but the local_rdata_va...; eeleader-mcu FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components