HYMD5127268-H datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> HYMD5127268-H

HYMD5127268-H: DescriptionDDR DRAM Module, 128MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184; Categorystorage storage; File Size249KB，16 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HYMD5127268-H Overview

DDR DRAM Module, 128MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184

HYMD5127268-H Parametric

Parameter Name	Attribute value
Maker	SK Hynix
Parts packaging code	DIMM
package instruction	DIMM, DIMM184
Contacts	184
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	DUAL BANK PAGE BURST
Maximum access time	0.75 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	133 MHz
I/O type	COMMON
JESD-30 code	R-XDMA-N184
memory density	9663676416 bit
Memory IC Type	DDR DRAM MODULE
memory width	72
Number of functions	1
Number of ports	1
Number of terminals	184
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128MX72
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	DIMM
Encapsulate equivalent code	DIMM184
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum standby current	0.18 A
Maximum slew rate	3.78 mA
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL

Preview

Download Datasheet

View All

128Mx72 bits

Unbuffered DDR SDRAM DIMM

HYMD512726(L)8-K/H/L

DESCRIPTION

Preliminary

Hynix HYMD512726(L)8-K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Mem-

ory Modules (DIMMs) which are organized as 128Mx72 high-speed memory arrays. Hynix HYMD512726(L)8-K/H/L

series consists of eighteen 64Mx8 DDR SDRAM in 400mil TSOP II packages on a 184pin glass-epoxy substrate.

Hynix HYMD512726(L)8-K/H/L series provide a high performance 8-byte interface in 5.25" width form factor of industry

standard. It is suitable for easy interchange and addition.

Hynix HYMD512726(L)8-K/H/L series is designed for high speed of up to 133MHz and offers fully synchronous opera-

tions referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs are

latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on both rising

and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All

input and output voltage levels are compatible with SSTL_2. High s1peed frequencies, programmable latencies and

burst lengths allow variety of device operation in high performance memory system.

Hynix HYMD512726(L)8-K/H/L series incorporates SPD(serial presence detect). Serial presence detect function is

implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify

DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.

FEATURES

•

1GB (128M x 72) Unbuffered DDR DIMM based on

64Mx8 DDR SDRAM

JEDEC Standard 184-pin dual in-line memory mod-

ule (DIMM)

Error Check Correction (ECC) Capability

2.5V +/- 0.2V VDD and VDDQ Power supply

All inputs and outputs are compatible with SSTL_2

interface

Fully differential clock operations (CK & /CK) with

100MHz/125MHz/133MHz

All addresses and control inputs except Data, Data

strobes and Data masks latched on the rising edges

of the clock

•

Data(DQ), Data strobes and Write masks latched on

both rising and falling edges of the clock

Data inputs on DQS centers when write (centered

DQ)

Data strobes synchronized with output data for read

and input data for write

Programmable CAS Latency 1.5 / 2 / 2.5 supported

Programmable Burst Length 2 / 4 / 8 with both

sequential and interleave mode

tRAS Lock-out function supported

Internal four bank operations with single pulsed RAS

Auto refresh and self refresh supported

8192refresh cycles / 64ms

ORDERING INFORMATION

Part No.

HYMD512726(L)8-K

HYMD512726(L)8-H

HYMD512726(L)8-L

=2.5V

DDQ

=2.5V

Power Supply

Clock Frequency

133MHz (*DDR266A)

133MHz (*DDR266B)

125MHz (*DDR200)

Interface

Form Factor

184pin Unbuffered DIMM

5.25 x 1.25 x 0.15 inch

SSTL_2

* JEDEC Defined Specifications compliant

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsibility for use of circuits described. No patent licenses are implied.

Rev. 0.2/Jul. 02

HYMD5127268-H Related Products

	HYMD5127268-H	HYMD512726L8-K	HYMD5127268-L	HYMD5127268-K	HYMD512726L8-H	HYMD512726L8-L
Description	DDR DRAM Module, 128MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 128MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 128MX72, 0.8ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 128MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 128MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 128MX72, 0.8ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184
Maker	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix
Parts packaging code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
package instruction	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184
Contacts	184	184	184	184	184	184
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST
Maximum access time	0.75 ns	0.75 ns	0.8 ns	0.75 ns	0.75 ns	0.8 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	133 MHz	133 MHz	125 MHz	133 MHz	133 MHz	125 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184
memory density	9663676416 bit	9663676416 bit	9663676416 bit	9663676416 bit	9663676416 bit	9663676416 bit
Memory IC Type	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE
memory width	72	72	72	72	72	72
Number of functions	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1
Number of terminals	184	184	184	184	184	184
word count	134217728 words	134217728 words	134217728 words	134217728 words	134217728 words	134217728 words
character code	128000000	128000000	128000000	128000000	128000000	128000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	128MX72	128MX72	128MX72	128MX72	128MX72	128MX72
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
Encapsulate equivalent code	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
power supply	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	8192	8192	8192	8192	8192	8192
self refresh	YES	YES	YES	YES	YES	YES
Maximum standby current	0.18 A	0.18 A	0.18 A	0.18 A	0.18 A	0.18 A
Maximum slew rate	3.78 mA	3.78 mA	3.51 mA	3.78 mA	3.78 mA	3.51 mA
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL

Recommended Resources

ACS402-5SB4 typical application circuit diagram

Integrator circuit with large timing range

Duplex wired telephone circuit diagram

555 single/dual trace oscilloscope conversion circuit

FM wireless microphone circuit with voltage stabilizing circuit

Microphone and its testing

(Awards have been awarded) Get a gift for grabbing the building: Register for a big prize and draw it every day. If you grab the building, you will also get a prize (double gift): [font=微软雅黑][size=4]Awards have been presented[/size][/font] [url=https://bbs.eeworld.com.cn/thread-487316-1-1.html][font=微软雅黑][size=4]>>[b]Keysight Thanksgiving Month [Registration & Building Grabbing...; EEWORLD社区 Test/Measurement

Get NXP development board for free, the latest list is out~~: The free trial of NXP development board activity started at the beginning of this month: [url=https://www.eeworld.com.cn/zhuanti/20100401nxp/20100401nxp.html]https://www.eeworld.com.cn/zhuanti/2010040...; EEWORLD社区 NXP MCU

Line Current Limiter Circuit: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:04[/i]The line current limiter shown in the figure can limit the current in the circuit. Once it exceeds the limit value, the control r...; 探路者 Mobile and portable

Introducing several motor drive circuits: 电机驱动电路的作用：　　电机驱动电路的作用指通过控制电机的旋转角度和运转速度，以此来实现对占空比的控制，来达到对电机怠速控制的方式。　　电机驱动电路原理图及电路控制方案：　　电机驱动电路既可通过继电器或功率晶体管驱动，也可利用可控硅或功率型MOS场效应管驱动。为了适应不同的控制要求(如电机的工作电流、电压，电机的调速，直流电机的正反转控制等)，下面介绍几种电机驱动电路，以满足以上要求：　图1电路利...; qwqwqw2088 Motor Drive Control（Motor Control）

hi: [size=1]nihao[/size] [size=2]nihao[/size]...; mtv0312 Embedded System

Comparison of LPC1114/LPC11U14 and LPC1343 (VIII) USB: These three chips have many functions, and we have basically introduced them here. Only AD and WDT have not been introduced. Since they are not difficult, we will not explain them again. Next, we will...; zhaojun_xf NXP MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components