MTTLDL-90MT datasheet, PDF - EEWORLD Datasheet

MTTLDL-90MT: DescriptionActive Delay Line, 2-Func, 1-Tap, True Output, TTL, PDIP6, 0.165 INCH HEIGHT, PLASTIC, MODULE, DIP-14/6; Categorylogic logic; File Size116KB，2 Pages; ManufacturerEngineered Components Co.

Download Datasheet Parametric View All

MTTLDL-90MT Overview

Active Delay Line, 2-Func, 1-Tap, True Output, TTL, PDIP6, 0.165 INCH HEIGHT, PLASTIC, MODULE, DIP-14/6

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Engineered Components Co.
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14/6
Reach Compliance Code	unknown
Other features	BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 60MA; MAX RISE TIME CAPTURED
series	TTL
JESD-30 code	R-PDIP-T6
JESD-609 code	e0
length	20.32 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	2
Number of taps/steps	1
Number of terminals	6
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
programmable delay line	NO
Prop。Delay @ Nom-Sup	90 ns
Certification status	Not Qualified
Maximum seat height	4.191 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	90 ns
width	7.62 mm

Digital security application segmentation accelerates the maturity of the industry chain: According to analysis by professional research institutions, with the continuous advancement of science and technology, the security industry is expanding. Professional services such as alarm operatio...; clj2004000 Industrial Control Electronics

【Perf-V Review】Summary: [i=s]This post was last edited by eew_3sqZMg on 2021-3-16 16:31[/i]It has been more than two months since I got the Pengfeng FPGA development board. During these two months, I gradually became familia...; eew_3sqZMg FPGA/CPLD

How to design a delay device using VHDL: The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? Thank you!...; eeleader-mcu FPGA/CPLD

Embedded: I heard that embedded systems are very popular recently... But I still don't know what embedded systems are for? It seems that there are ARM and Linux directions, etc. If I want to get involved in thi...; lindandaixu ARM Technology

MOJO V3 ISE Engineering: ISE newly built MOJO V3 projectStep 1: Launch ISEStep 2: Create a new projectStep 3: Create a new fileStep 4: SynthesisStep 5: Set the pins and save them casually, and then modify the UCF fileAfter ed...; xutong FPGA/CPLD

Beaglebone peripheral circuit design driver code modification: Modified according to TI Android ICS 4.0.3 DevKitV3.0.1 AM335x EMV-SK Sources. [b]1 Modify to support the user indicator light on beaglebone:[/b] Modified source code location: [color=#000][font=Helve...; 523335234 DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components