EEWORLDEEWORLDEEWORLD

Part Number

Search

HM51S4265DLJ-7

Description
EDO DRAM, 256KX16, 70ns, CMOS, PDSO40, 0.400 INCH, PLASTIC, SOJ-40
Categorystorage    storage   
File Size313KB,33 Pages
ManufacturerHitachi (Renesas )
Websitehttp://www.renesas.com/eng/
Download Datasheet Parametric View All

HM51S4265DLJ-7 Overview

EDO DRAM, 256KX16, 70ns, CMOS, PDSO40, 0.400 INCH, PLASTIC, SOJ-40

HM51S4265DLJ-7 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHitachi (Renesas )
Parts packaging codeSOJ
package instructionSOJ, SOJ40,.44
Contacts40
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFAST PAGE WITH EDO
Maximum access time70 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-J40
JESD-609 codee0
length25.8 mm
memory density4194304 bit
Memory IC TypeEDO DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals40
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ40,.44
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
refresh cycle512
Maximum seat height3.76 mm
self refreshYES
Maximum standby current0.0002 A
Maximum slew rate0.15 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
HM514265D Series
HM51S4265D Series
262144-word
×
16-bit Dynamic RAM
ADE-203-581A (Z)
Rev. 1.0
Nov. 28, 1996
Description
The Hitachi HM51(S)4265D Series is a CMOS dynamic RAM organized 262,144-word
×
16-bit.
HM51(S)4265D Series has realized higher density, higher performance and various functions by employing
0.8
µm
CMOS process technology and some new CMOS circuit design technologies. The HM51(S)4265D
Series offers Extended Data Out (EDO) Page Mode as a high speed access mode. Multiplexed address input
permits the HM51(S)4265D to be packaged in standard 400-mil 40-pin plastic SOJ and standard 400-mil 44-
pin plastic TSOPII. Internal refresh timer enables HM51S4265D Series self reflesh operation.
Features
Single 5 V (±5%) (HM51(S)4265D-5/6R)
(±10%) (HM51(S)4265D-6/7/8)
Access time: 50 ns/60 ns/70 ns/80 ns (max)
Power dissipation
Active mode: 945 mW/945 mW/990 mW/825 mW/715 mW (max)
Standby mode: 10.5 mW (max) (HM51(S)4265D-5/6R)
11 mW (max) (HM51(S)4265D-6/7/8)
1.05 mW (max) (L-version) (HM51(S)4265DL-5/6R)
1.1 mW (max) (L-version) (HM51(S)4265DL-6/7/8)
EDO page mode capability
512 refresh cycles : 8 ms
128 ms (L-version)
2 variations of refresh
RAS-only
refresh
CAS-before-RAS
refresh
2CAS-byte control
Battery backup operation (L-version)
Self refresh operation (HM51S4265D Series)
Please help me look at this problem
[align=left][color=rgb(51, 51, 51)][font=arial, Simsun, 宋体][size=12px]The only difference between the two sequential request sources is the number of intermediate queue levels used to store the sequen...
1157421908 Analogue and Mixed Signal
Question: How to jump to RAM execution in Vivi?
I am looking at head.S in vivi. When the program bl copy_myself ends, why does the pointer jump to DRAM after executing the following code: P @ jump to ram ldr r1, =on_the_ram add pc, r1, #0 ... on_th...
disasterhe Embedded System
EEWORLD University ---- MSP430 Seminar (2014) Overview and Roadmap
MSP430 Seminar (2014) Overview and Roadmap : https://training.eeworld.com.cn/course/441...
chenyy MCU
I would like some advice from seniors in the field of electronic engineering
I am an electronic engineering major, and I am confused about what to do after graduation. It is said that microcontrollers have a wide range of applications, but the scope is too large. I don't know ...
雨落之哀伤 Recruitment
How to configure the timer in the cc2430 protocol stack?
I want to configure the timer 1MS according to TI's timer bottom driver in the protocol stack and give my end node a clock so that all the end point clocks are synchronized. Now I feel confused when c...
jsxykj1 Wireless Connectivity
I have a question about frequency sweeper calibration. Experts please help!
When the BT3C frequency sweeper calibrates the sweep signal, a rectangular waveform cannot be obtained. The corresponding settings are: full sweep, frequency marker 50M, attenuation 0. The observed sw...
水牛 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1177  2778  365  230  1526  24  56  8  5  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号