530NC1090M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NC1090M00DGR

530NC1090M00DGR: DescriptionLVDS Output Clock Oscillator, 1090MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NC1090M00DGR Overview

LVDS Output Clock Oscillator, 1090MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC1090M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1090 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

High frequency signal input switch circuit b

RP5020 series typical application circuit diagram

400HZ drive circuit diagram

Tunnel diode monostable circuit

Computer motherboard circuit diagram 815 2_14

Computer motherboard circuit diagram 830_18

STM32F4 data, very good stuff: ...; 楞伽山人 stm32/stm8

I would like to share the cracker of quartusII 8.0/8.1/9.1/12.0 with you, let’s encourage each other!: quartusII 8.0 quartusII 8.1 quartusII 9.0 quartusII 12.0 are all free, let's work together!!!...; W1Z1Q FPGA/CPLD

Timeout when connecting host and target using tornado: My target machine has been correctly booted with the floppy disk, but when connecting the host and target machines, it always shows a timeout and cannot connect? What should I do? What should I pay at...; leoyang Embedded System

How to program a microcontroller well (9): ErrHandle:FREE(fname);FREE(lname);FREE(mname);ReportError(ERR_NO_MEMOEY);ReportError(ERR_NO_MEMOEY);ReportError(ERR_NO_MEMOEY);}} (This structure is also encountered when using embedded C to set curso...; yuandayuan6999 MCU

[Transfer] 24 tips to reduce noise and electromagnetic interference in PCB design: [font=宋体][size=3][color=#000000] [/color][/size][/font] [align=left]24 Tips to Reduce Noise and Electromagnetic Interference in PCB Design[/align][font=宋体][size=3][color=#000000] [/color][/size][/font...; okhxyyo Energy Infrastructure?

Broadband millimeter-wave digital-analog hybrid beamforming: Abstract: Aiming at the frequency selective channel fading and hardware implementation constraints faced by broadband multi-antenna millimeter wave systems, a digital-analog hybrid beamforming algorit...; btty038 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components