EEWORLDEEWORLDEEWORLD

Part Number

Search

531DC540M000DGR

Description
CMOS/TTL Output Clock Oscillator, 540MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531DC540M000DGR Overview

CMOS/TTL Output Clock Oscillator, 540MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DC540M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency540 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Schneider touch screen XBTGT5330 COM1 or COM2 port serial communication
Want to use the COM port (COM1 or COM2) of XBTGT5330 to communicate with third-party manufacturers' instruments The third-party communication protocol complies with the modbus protocol. Its specific p...
eeleader Industrial Control Electronics
Understanding of the Program Counter PC
The program counter PC of 51 MCU is 16 bits, which is 65536. The program counter of ARM is 32 bits, which is 4G space address. How to understand this content? [color=#ff0000]Does the PC pointer limit ...
硕果累累 51mcu
How can I debug the Linux kernel under CCS on am335x?
I am using vmware+ubuntu10.04+CCS5.1, and the starter kit is directly connected to the computer via a network cable. In this environment, how can I debug the Linux kernel on am335x? What are the speci...
jakon_woo DSP and ARM Processors
The sensitive signal of always is clk. Can the description statement contain an assignment statement with “=”?
: [font=Verdana, Helvetica, Arial, sans-serif][size=12px][b][color=rgb(68, 68, 68)][Discussion][/color] The sensitive signal of always is clk. Can the description statement be an assignment statement ...
frankjintao FPGA/CPLD
About IAR Embeded Serial Download
The chip I use is ADuC7026, and the development tool is IAR Embeded. When I use RS-232 to download the program, it is successful. It can also be debugged online and run correctly, but after unplugging...
mikerain Embedded System
【Qingke Open1081】Provide some information to everyone
[i=s]This post was last edited by wo4fisher on 2014-11-6 17:38[/i] This is the mico document, this is the official address of MICO: [url=http://www.mxchip.com/mico/]http://www.mxchip.com/mico/[/url]Th...
wo4fisher RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 700  1502  636  95  1133  15  31  13  2  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号