D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
12-Bit RDC
with Reference Oscillator
AD2S1205
FEATURES
Complete monolithic resolver-to-digital converter (RDC)
Parallel and serial 12-bit data ports
System fault detection
±11 arc minutes of accuracy
Input signal range: 3.15 V p-p ± 27%
Absolute position and velocity outputs
1250 rps maximum tracking rate, 12-bit resolution
Incremental encoder emulation (1024 pulses/rev)
Programmable sinusoidal oscillator on board
Single-supply operation (5.00 V ± 5%)
−40°C to +125°C temperature rating
44-lead LQFP
4 kV ESD protection
Qualified for automotive applications
FUNCTIONAL BLOCK DIAGRAM
REFERENCE
PINS
CRYSTAL
AD2S1205
EXCITATION
OUTPUTS
REFERENCE
OSCILLATOR
(DAC)
VOLTAGE
REFERENCE
INTERNAL
CLOCK
GENERATOR
SYNTHETIC
REFERENCE
INPUTS
FROM
RESOLVER
ADC
ADC
TYPE II TRACKING LOOP
FAULT
DETECTION
FAULT
DETECTION
OUTPUTS
POSITION REGISTER
VELOCITY REGISTER
ENCODER
EMULATION
OUTPUTS
ENCODER
EMULATION
MULTIPLEXER
DATA BUS OUTPUT
APPLICATIONS
RESET
DATA I/O
Automotive motion sensing and control
Hybrid-electric vehicles
Electric power steering
Integrated starter generator/alternator
Industrial motor control
Process control
Figure 1.
GENERAL DESCRIPTION
The AD2S1205 is a complete 12-bit resolution tracking
resolver-to-digital converter that contains an on-board
programmable sinusoidal oscillator providing sine wave
excitation for resolvers.
The converter accepts 3.15 V p-p ± 27% input signals on the Sin
and Cos inputs. A Type II tracking loop is employed to track the
inputs and convert the input Sin and Cos information into a digital
representation of the input angle and velocity. The maximum
tracking rate is a function of the external clock frequency. The
performance of the AD2S105 is specified across a frequency
range of 8.192 MHz ± 25%, allowing a maximum tracking rate
of 1250 rps.
PRODUCT HIGHLIGHTS
1.
Ratiometric Tracking Conversion. The Type II tracking
loop provides continuous output position data without
conversion delay. It also provides noise immunity and
tolerance of harmonic distortion on the reference and
input signals.
System Fault Detection. A fault detection circuit can sense
loss of resolver signals, out-of-range input signals, input
signal mismatch, or loss of position tracking.
Input Signal Range. The Sin and Cos inputs can accept
differential input voltages of 3.15 V p-p ± 27%.
Programmable Excitation Frequency. Excitation frequency
is easily programmable to 10 kHz, 12 kHz, 15 kHz, or 20 kHz
by using the frequency select pins (the FS1 and FS2 pins).
Triple Format Position Data. Absolute 12-bit angular position
data is accessed via either a 12-bit parallel port or a 3-wire
serial interface. Incremental encoder emulation is in standard
A-quad-B format with direction output available.
Digital Velocity Output. 12-bit signed digital velocity accessed
via either a 12-bit parallel port or a 3-wire serial interface.
2.
3.
4.
5.
6.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2007–2010 Analog Devices, Inc. All rights reserved.
06339-001
AD2S1205
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 5
ESD Caution .................................................................................. 5
Pin Configuration and Function Descriptions ............................. 6
Resolver Format Signals................................................................... 8
Theory of Operation ........................................................................ 9
Fault Detection Circuit ................................................................ 9
Monitor Signal .............................................................................. 9
Loss of Signal Detection .............................................................. 9
Signal Degradation Detection .................................................. 10
Loss of Position Tracking Detection ........................................ 10
Responding to a Fault Condition ............................................. 10
False Null Condition .................................................................. 10
On-Board Programmable Sinusoidal Oscillator .................... 11
Synthetic Reference Generation ............................................... 11
Charge-Pump Output ................................................................ 11
Connecting the Converter ........................................................ 11
Clock Requirements ................................................................... 12
Absolute Position and Velocity Output ................................... 12
Parallel Interface ......................................................................... 12
Serial Interface ............................................................................ 14
Incremental Encoder Outputs .................................................. 16
Supply Sequencing and Reset ................................................... 16
Circuit Dynamics ........................................................................... 17
Loop Response Model ............................................................... 17
Sources of Error .......................................................................... 18
Connecting to the DSP .............................................................. 19
Outline Dimensions ....................................................................... 20
Ordering Guide .......................................................................... 20
Automotive Products ................................................................. 20
REVISION HISTORY
5/10—Rev. 0 to Rev. A
Changes to Features Section............................................................ 1
Changes to Input Bias Current Parameter and Input
Impedance Parameter ...................................................................... 3
Changes to Table 2 ............................................................................ 5
Changes to Loss of Signal Detection Section ................................ 9
Changes to Connecting the Converter Section and Figure 5 ... 11
Change to t
6
Max Value in Table 6 ............................................... 13
Changes to t
9
and t
10
Max Values Table 7 .................................... 15
Changes to Ordering Guide .......................................................... 20
Added Automotive Products Section .......................................... 20
1/07—Revision 0: Initial Version
Rev. A | Page 2 of 20
AD2S1205
SPECIFICATIONS
AV
DD
= DV
DD
= 5.0 V ± 5% at −40°C to +125°C, CLKIN = 8.192 MHz ± 25%, unless otherwise noted.
Table 1.
Parameter
Sin, Cos INPUTS
1
Voltage
Input Bias Current
Input Impedance
Common-Mode Voltage
Phase-Lock Range
ANGULAR ACCURACY
Angular Accuracy
Resolution
Linearity INL
Linearity DNL
Repeatability
Hysteresis
VELOCITY OUTPUT
Velocity Accuracy
Resolution
Linearity
Offset
Dynamic Ripple
DYNAMIC PERFORMANCE
Bandwidth
Tracking Rate
Min
2.3
Typ
3.15
Max
4.0
12
0.35
−44
100
+44
±11
±22
12
2
0.3
1
1
2
11
1
0
1
1000
Unit
V p-p
μA
MΩ
mV peak
Degrees
Arc minutes
Arc minutes
Bits
LSB
LSB
LSB
LSB
LSB
Bits
LSB
LSB
LSB
Hz
rps
rps
rps
Arc minutes
ms
ms
V p-p
V
kHz
kHz
kHz
kHz
mV
dB
Conditions/Comments
Sinusoidal waveforms, Sin − SinLO and Cos − CosLO,
differential inputs
V
IN
= 4.5 V
DC
, CLKIN = 10.24 MHz
V
IN
= 4.5 V
DC
CMV with respect to REFOUT/2 at 10 kHz
Sin/Cos vs. EXC output
Zero acceleration, Y grade
Zero acceleration, W grade
Guaranteed no missing codes
Zero acceleration, 0 rps to 1250 rps, CLKIN = 10.24 MHz
Guaranteed monotonic
Zero acceleration
Guaranteed by design, 2 LSB maximum
Zero acceleration
Zero acceleration
1
2400
750
1000
1250
30
5.2
4.0
Acceleration Error
Settling Time 179° Step Input
EXC, EXC OUTPUTS
Voltage
Center Voltage
Frequency
CLKIN = 6.144 MHz , guaranteed by design
CLKIN = 8.192 MHz , guaranteed by design
CLKIN = 10.24 MHz , guaranteed by design
At 10,000 rps, CLKIN = 8.192 MHz
To within ±11 arc minutes, Y grade, CLKIN = 10.24 MHz
To within 1 degree, Y grade, CLKIN = 10.24 MHz
Load ±100 μA
FS1 = high, FS2 = high, CLKIN = 8.192 MHz
FS1 = high, FS2 = low, CLKIN = 8.192 MHz
FS1 = low, FS2 = high, CLKIN = 8.192 MHz
FS1 = low, FS2 = low, CLKIN = 8.192 MHz
First five harmonics
3.34
2.39
3.6
2.47
10
12
15
20
−58
3.83
2.52
EXC/EXC DC Mismatch
THD
FAULT DETECTION BLOCK
Loss of Signal (LOS)
Sin/Cos Threshold
Angular Accuracy (Worst Case)
Angular Latency (Worst Case)
Time Latency
35
2.18
2.24
2.3
57
114
125
V p-p
Degrees
Degrees
μs
DOS and LOT go low when Sin or Cos fall below threshold
LOS indicated before angular output error exceeds limit
(4.0 V p-p input signal and 2.18 V LOS threshold)
Maximum electrical rotation before LOS is indicated
(4.0 V p-p input signal and 2.18 V LOS threshold)
Rev. A | Page 3 of 20
AD2S1205
Parameter
Degradation of Signal (DOS)
Sin/Cos Threshold
Angular Accuracy (Worst Case)
Angular Latency (Worst Case)
Time Latency
Sin/Cos Mismatch
Loss of Tracking (LOT)
Tracking Threshold
Time Latency
Hysteresis
VOLTAGE REFERENCE
REFOUT
Drift
PSRR
CHARGE-PUMP OUTPUT (CPO)
Frequency
Duty Cycle
POWER SUPPLY
I
DD
Dynamic
ELECTRICAL CHARACTERISTICS
V
IL
, Voltage Input Low
V
IH
, Voltage Input High
V
OL
, Voltage Output Low
V
OH
, Voltage Output High
I
IL
, Low Level Input Current
(Non-Pull-Up)
I
IL
, Low Level Input Current (Pull-Up)
I
IH
, High Level Input Current
I
OZH
, High Level Three-State Leakage
I
OZL
, Low Level Three-State Leakage
1
Min
4.0
Typ
4.09
Max
4.2
33
66
125
420
Unit
V p-p
Degrees
Degrees
μs
mV
Conditions/Comments
DOS goes low when Sin or Cos exceeds threshold
DOS indicated before angular output error exceeds limit
Maximum electrical rotation before DOS is indicated
DOS latched low when Sin/Cos amplitude mismatch
exceeds threshold
LOT goes low when internal error signal exceeds
threshold; guaranteed by design
Guaranteed by design
±I
OUT
= 100 μA
385
5
1.1
4
2.39
2.47
70
−60
204.8
50
20
0.8
2.0
0.4
4.0
−10
−80
−10
−10
−10
+10
+80
+10
+10
+10
2.52
Degrees
ms
Degrees
V
ppm/°C
dB
kHz
%
mA
V
V
V
V
μA
μA
μA
μA
μA
Square wave output, CLKIN = 8.192 MHz
+1 mA load
−1 mA load
SAMPLE, CS, RDVEL, CLKIN, SOE pins
RD, FS1, FS2, RESET pins
The voltages for Sin, SinLO, Cos, and CosLO relative to AGND must be between 0.2 V and AV
DD
.
Rev. A | Page 4 of 20
京公网安备 11010802033920号
EEWORLD
