EEWORLDEEWORLDEEWORLD

Part Number

Search

ACOL-FREQ-I-T1-A-50-G

Description
HCMOS Output Clock Oscillator, 25MHz Min, 100MHz Max, ROHS COMPLIANT, GULL WING, DIP-14/4
CategoryPassive components    oscillator   
File Size575KB,2 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ACOL-FREQ-I-T1-A-50-G Overview

HCMOS Output Clock Oscillator, 25MHz Min, 100MHz Max, ROHS COMPLIANT, GULL WING, DIP-14/4

ACOL-FREQ-I-T1-A-50-G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
Reach Compliance Codecompliant
Other featuresTRI STATE; ENABLE/DISABLE FUNCTION
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Installation featuresSURFACE MOUNT
Maximum operating frequency100 MHz
Minimum operating frequency25 MHz
Maximum operating temperature50 °C
Minimum operating temperature
Oscillator typeHCMOS
Output load50 pF
physical size20.2mm x 12.6mm x 5.08mm
longest rise time10 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry47.5/52.5 %
FULL SIZE DIP LOW VOLTAGE 3.3V
CRYSTAL CLOCK OSCILLATOR
ACOL Series
Pb
RoHS
Compliant
20.2 x 12.6 x 5.08 mm
| | | | | | | | | | | | | | |
FEATURES:
• Tristate Enable/Disable option.
• Low supply voltage.
• HCMOS and TTL compatible.
• Tight symmetry option.
APPLICATIONS:
• Clock signal sources for digital chips and microprocessors.
• Low power applications.
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency:
Operating temperature:
Storage temperature:
Frequency Stability:
Supply voltage (Vdd):
Symmetry at 1/2Vdd for HCMOS or
at 1.4Vdc for TTL
Rise and Fall Times(Tr/Tf):
Output load:
Output Voltage:
Tri State Function ( option A):
Start-up-time:
Oput Disable/ Enable time:
Input current:
ACOL Series
320kHz to 200MHz
0°C to + 70°C (see options)
- 55°C to + 125°C
± 100ppm max. (see option)
3.3Vdc ± 10%
45/55% max. for F < 50MHz
40/60% max. for F ≥50MHz (see options)
10 ns max. for F ≤ 24MHz
5 ns max. for F > 24MHz, 10 ns max. for F > 24MHz (50pF output load)
10 TTL or 15 pF for F < 80MHz
5 TTL or 15 pF for F ≥80MHZ
VOH = 0.9*Vdd min.
VOL = 0.1*Vdd max.
"1" (VIH >= 2.2 Vdc) or open: Oscillation
"0" (VIL < 0.8V): Hi Z
10 ms max
100 ns max. (for Option "-A" ONLY)
20 mA max. for F ≤24 MHz
30 mA max. for F < 50 MHz
45 mA max. for F < 80 MHz
55 mA max. for F ≥ 80 MHz
OPTIONS & PART IDENTIFICATION:
(Left blank if standard)
ACOL - Frequency -
-
- -
-
-
Operating Tem. Range
I
0°C to +50°C
D
-10°C to +60°C
E
-20°C to +70°C
F
-30°C to +70°C
N
-30°C to +85°C
L
-40°C to +85°C
S
T
S1
T1
Symmetry
45/55%@1/2Vdd
47.5/52.5%@1/2Vdc
45/55@1.4Vdc
47.5/52.5%@1/4Vdc
Value Added
G
Gull Wing
G3
Gull Wing
Q30
0.30(7.62)
Q25
0.25(6.35)
Q20
0.20(5.08)
Q15
0.15(3.81)
Q10
0.10(2.54)
Output Load
50
(25≤F≤100MHz only)
Freq. Stability
J*
±20 ppm max.
R
±25 ppm max.
K
±30 ppm max.
H
±35 ppm max.
C
±50 ppm max.
* Temp orption I, D, E, and 0 to +70°C only.
Tristate
A
Tristate Function
50pF
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 12.05.08
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
Discussion on the configuration of the RL78G14 timer
I recently participated in the RL78G14 DIY activity on the forum and benefited a lot. Since I have never been exposed to Renesas chips before, some modules are unfamiliar to me, especially the timer m...
shower.xu Renesas Electronics MCUs
Repost: Learn MicroPython step by step using uPyCraft to light up LED with UDP
[align=left][size=4][font="][size=14px][font=宋体]Original address: [/font][/size][/font][/size][font=宋体][size=4]http://mail.dfrobot.cn/community/thread-25680-1-1.html[/size][/font][/align][align=left][...
秦皇岛岛主 MicroPython Open Source section
C program for adding numbers from 0.01 to 99.99 using stc51 digital tube
:time:hlep ma stc51 digital tube from 0.01 to 99.99 cumulative C program...
嵌入式追溯者 MCU
Output delay estimate
I usually give the FPGA output max delay 2.5 nanoseconds, min delay -1.2 nanoseconds, and the board generally does not exceed this value too much. It is impossible to be too far or too close to the CP...
安圣基 FPGA/CPLD
Funny design - horse-drawn car
Horse-powered cars, a boring idea Before the advent of steam engines, horse-drawn carriages were the most important means of transportation. Although they were relatively inefficient, they were defini...
xyh_521 Creative Market
How to judge that the SPI transmission of F28035 is completed?
In TI's routines, only interrupt mode and loop back mode applications can be found. In loop back mode, its routine checks whether the transmission is completed by checking whether the receive FIFO has...
dontium Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2688  129  1748  2522  1533  55  3  36  51  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号