EEWORLDEEWORLDEEWORLD

Part Number

Search

ILTI-67201AL-55SHXXX:D

Description
FIFO, 512X9, 55ns, Asynchronous, CMOS, PDSO28,
Categorystorage    storage   
File Size826KB,17 Pages
ManufacturerTEMIC
Websitehttp://www.temic.de/
Download Datasheet Parametric View All

ILTI-67201AL-55SHXXX:D Overview

FIFO, 512X9, 55ns, Asynchronous, CMOS, PDSO28,

ILTI-67201AL-55SHXXX:D Parametric

Parameter NameAttribute value
MakerTEMIC
Reach Compliance Codeunknown
Maximum access time55 ns
period time70 ns
JESD-30 codeR-PDSO-G28
memory density4608 bit
memory width9
Number of functions1
Number of terminals28
word count512 words
character code512
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize512X9
Output characteristics3-STATE
ExportableNO
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal locationDUAL
MSP430 ADC acquisition filter
Placeholder 1 /* Weighted average filter */2static unsigned char coe[13] = {1,2,3,4,5,6,7,8,9,10,11,12,13};3static unsigned int coeSum= 1+2+3+4+5+6+7+8+9+10+11+12+13;4unsigned long temp = 0;56for (i =...
fish001 Microcontroller MCU
Testbench
//testbench for vgasdram `timescale 1ns/1ns module tb_m4kram; reg clk; //system clock, 50MHz reg rst_n; //reset signal, low level valid reg wren; //RAM write enable signal, high means write reg[11:0] ...
火箭_1991 FPGA/CPLD
Zigbee wireless transparent transmission has achieved one-to-one, point-to-multipoint? ? ? Please guide me
~~Waiting online~~ Please give me some advice!!!...
anday RF/Wirelessly
Basic requirements for wiring in high-speed PCB design
Conventional PCB routing in high-speed PCB design has the following basic requirements: (1) The rectangular pad lead of QFP, SOP and other packages should be led out from the center of the PIN (genera...
高速PCB设计 Integrated technical exchanges
Share the revised FPGA development board design, welcome everyone to criticize
The full text continues from the last time. Three months after I helped the teacher draw an experimental board, the test has passed and the effect is pretty good, but the board lacks a human-machine i...
fsyicheng FPGA/CPLD
Why is the Chinese text in my controlSUITE garbled? How to solve it?
As shown in the picture....
qinkaiabc Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2603  2108  590  1459  533  53  43  12  30  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号