IDT71V3579YS65BG8 datasheet, PDF

Datasheet> All Categories > storage> storage> IDT71V3579YS65BG8

IDT71V3579YS65BG8: DescriptionStandard SRAM, 256KX18, 6.5ns, CMOS, PBGA119; Categorystorage storage; File Size237KB，22 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT71V3579YS65BG8 Overview

Standard SRAM, 256KX18, 6.5ns, CMOS, PBGA119

IDT71V3579YS65BG8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Reach Compliance Code	not_compliant
Maximum access time	6.5 ns
Maximum clock frequency (fCLK)	133 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
memory density	4718592 bit
Memory IC Type	STANDARD SRAM
memory width	18
Humidity sensitivity level	3
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	3.3 V
Certification status	Not Qualified
Maximum standby current	0.03 A
Minimum standby current	3.14 V
Maximum slew rate	0.3 mA
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30

Preview

Download Datasheet

View All

128K X 36, 256K X 18

3.3V Synchronous SRAMs

3.3V I/O, Flow-Through Outputs

Burst Counter, Single Cycle Deselect

Features

◆

IDT71V3577YS

IDT71V3579YS

IDT71V3577YSA

IDT71V3579YSA

Description

The IDT71V3577/79 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V3577/79 SRAMs contain write, data,

address and control registers. There are no registers in the data output

path (flow-through architecture). Internal logic allows the SRAM to gen-

erate a self-timed write based upon a decision which can be left until the

end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V3577/79 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V3577/79 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

◆

128K x 36, 256K x 18 memory configurations

Supports fast access times:

Commercial:

– 6.5ns up to 133MHz clock frequency

– 7.5ns up to 117MHz clock frequency

Commercial and Industrial:

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V3579.

APRIL 2006

DSC-6450/0A

6450tbl 01

Recommended Resources

Clock switching circuit and its precautions

Three-way DC-DC converter circuit

Infrared remote control light switch circuit (2)

Low Power Supply Regulator ADM66303

New ZTE GDH-30P digital display intelligent motor protector application circuit (2)

Automatic sequential power on control circuit diagram

EEWORLD University Hall----Digital Power Supply and Analog Power Supply: Digital power supply and analog power supply : https://training.eeworld.com.cn/course/4374This video will discuss digital power and analog power from the following aspects. First, the definition of di...; 通通 Power technology

Merry Christmas to everyone!: I wish you all a happy Christmas! Foreign festivals have unknowingly penetrated into the lives of Chinese people, and even into Chinese culture. Just like today's IC technology, it is also "learned an...; ys3663391 FPGA/CPLD

Share a good website about ISD series voice recording and playback chips: [i=s]This post was last edited by paulhyde on 2014-9-15 09:29[/i] Nanke Electronics[url]http://www.nkcpu.cn/xztq.htm[/url]...; qinxuan Electronics Design Contest

cc2530 continuous AD sampling and sending: Hello everyone~~ I am doing an experiment on CC2530 to collect continuous signals and found that the HalAdcRead() function in the protocol stack cannot be called continuously, otherwise an error will ...; 刘丫丫 RF/Wirelessly

Emergency light housing dimensions LED layout and packaging: Thanks to Simon for helping me locate the LED on the housing for your reference.Attached is the DDB file:Specifications: diameter 110mm (lamp cup installation position) reflector cup small hole diamet...; soso DIY/Open Source Hardware

Buck Regulator Basic Architecture: [i=s]This post was last edited by qwqwqw2088 on 2016-2-24 22:17[/i] A buck regulator is a voltage regulator that can reduce the output voltage and then sample it through a voltage divider connected to...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components