X25F032PI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > X25F032PI

Preview

X25F032PI: DescriptionSerialFlash⑩ Memory With Block LockTM Protection; File Size70KB，16 Pages; ManufacturerXicon Passive Components; Websitehttp://www.xicor.com

Download Datasheet View All

X25F032PI Overview

SerialFlash⑩ Memory With Block LockTM Protection

Preview

Download Datasheet

View All

PPLICATION

OTE

A V A I L A B L E

AN61 • AN75 • AN77 • AN79 • AN82

X25F064/032/016/008

SerialFlash™ Memory With Block Lock

Protection

FEATURES

• 1MHz Clock Rate

• SPI Serial Interface

• 64K/32K/16K/8K Bits

— 32 Byte Small Sector Program Mode

• Low Power CMOS

— <1

A Standby Current

— <5mA Active Current

• 1.8V – 3.6V or 5V “Univolt” Read and

Program Power Supply Versions

• Block Lock Protection

— Protect 1/4, 1/2, or all of E

PROM Array

• Built-in Inadvertent Program Protection

— Power-Up/Power-Down protection circuitry

— Program Enable Latch

— Program Protect Pin

• Self-Timed Program Cycle

— 5ms Program Cycle Time (Typical)

• High Reliability

— Endurance: 100,000 cycles per byte

— Data Retention: 100 Years

— ESD protection: 2000V on all pins

• 8-Lead PDlP Package

• 8-Lead 150 mil SOIC Packages

• 32K, 16K, 8K available in 14-Lead TSSOP,

64K available in 20-Lead TSSOP

FUNCTIONAL DIAGRAM

DATA REGISTER

SECTOR DECODE LOGIC

COMMAND

DECODE

AND CONTROL

LOGIC

DECODE

LOGIC

DESCRIPTION

The X25F064/032/016/008 family are 8/16/32/64K-bit

CMOS SerialFlash memory, internally organized

X 8. They feature a “Univolt” Program and Read voltage,

Serial Peripheral Interface (SPI), and software protocol

allowing operation on a simple three-wire bus. The bus

signals are a clock input (SCK), plus separate data in

(SI) and data out (SO) lines. Access to the device is

controlled through a chip select (CS) input, allowing any

number of devices to share the same bus.

The X25F064/032/016/008 also features two additional

inputs that provide the end user with added flexibility. By

asserting the

HOLD

input, the X25F064/032/016/008

will ignore transitions on its inputs, thus allowing the host

to service higher priority interrupts. The

input can be

used as a hardwire input to the X25F064/032/016/008

disabling all program attempts to the status register,

thus providing a mechanism for limiting end user capa-

bility of altering 0, 1/4, 1/2, or all of the memory.

The X25F064/032/016/008 utilizes Xicor’s proprietary

flash cell, providing a minimum endurance

of 100,000 cycles and a minimum data retention of

100 years.

SCK

MEMORY

ARRAY

HOLD

STATUS

PROGRAMMING

CONTROL LOGIC

HIGH VOLTAGE

CONTROL

6685 ILL F01.4

SerialFlash™ and Block Lock™ Protection are trademarks of Xicor, Inc.

6685-3.1 8/29/96 T3/C0/D0 SH

Characteristics subject to change without notice

Recommended Resources

Analysis of the effect of short circuit protection circuit on inverter

Digital display memory doorbell circuit

ML2259 internal circuit block diagram

OPC circuit

Wireless Dual Tone Electronic Doorbell

Computer motherboard circuit diagram 440LX2_03

Urgent - Can anyone tell me if there is an IP core or chip that can encode 20M input and 40M output?: Urgent... I would like to ask if there is any IP core or chip that can achieve 20Mbps input and 40Mbps output? Thank you! If I use cascade code, and require 20Mbps input and 40Mbps output, which solut...; tulipff RF/Wirelessly

I would also like to contribute a picture, the schematic diagram of YC2440: LOOK...; linda_xia Analog electronics

According to my need to design product development using LM3S8962, today I will study the LM3S8962 I2C English document and share my experience as follows: The internal module diagram of I2C is as follows:As can be seen from the above module diagram, LM3S8962 supports both master and slave modes, corresponding to the external I2C bus. In this product des...; eeleader Microcontroller MCU

How to view the contents of the camera PreviewBuffer?: I have the virtual address of PreviewBuffer and want to use the following method to check what is in the memory. Why does it crash? Data Abort [code] int k; PBYTE addr; addr = (PBYTE)VitualAddr; while...; yhphxj Embedded System

Must-have! The most complete wireless communication frequency allocation table in history: 1、5G NO2、LTE/LTE-Advanced/LTE-Advanced Pro3、 WCDMA/HSPA/HSPA+4、TD-SCDMA5、GSM/GPRS/EDGE/ EDGE Evolution/VAMOSRemark: P-GSM, benchmark GSM-900 frequency bandE-GSM, extended GSM-900 frequency band (inclu...; ohahaha RF/Wirelessly

About V5 PCIE interruption problem: XILINX Chinese document says that after cfg_interrupt_n and cfg_interrupt_assert_n are valid, when cfg_interrupt_rdy_n is valid, it means that the kernel has issued an interrupt. Later, it says that o...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components