530EB858M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EB858M000BG

530EB858M000BG: DescriptionLVPECL Output Clock Oscillator, 858MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EB858M000BG Overview

LVPECL Output Clock Oscillator, 858MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB858M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	858 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Interface circuit between CMOS and switching amplifier b

One of the thermostatic control circuits using operational amplifiers a

Two-function test electrical circuit

transistor high speed switching

Lamp surge current suppression circuit

Touch bistable controller circuit diagram

Newbie help~~: Hello everyone, I am a novice. I just got a LM3S6965 from my teacher. I want to make a router with web page control port on/off, but I am a complete novice when it comes to web page control. . . . Can...; gravity Microcontroller MCU

[Detailed explanation] AT89S51: This article is quoted from www.witech.com.cn of Feiling Embedded. Many netizens who are new to 51 MCUs have this question: What is AT89S51? Books and online tutorials all mention 8051, 89C51, etc.! I...; carfs Embedded System

Freescale MCU read flash: How does Freescale MCU read flash? When I simulated, all I read were FFs. I don't know whether the reading was correct or not. dat = *Addr. Addr is 16 bits, and dat is 8 bits. Do I need to add a modif...; zhangdaoyu NXP MCU

關於Atmega 168通訊問題: 我是單片機的新手，我要利用藍芽與電腦做連結且與MCU1通訊，再藉由MCU1 對MCU 2345做通訊，目前MCU1對MCU2345用MAX483通訊IC做UART的串口通訊，現在我的問題是要如何把藍芽裝置在MCU1上因為RX TX已被用掉了以及程式如何編譯感謝...; wefe185 Microchip MCU

High-speed ADC PCB layout and wiring tips: [color=#222222][size=14px]Reprinted from [/size][/color][color=#0099][size=14px][url=https://ezchina.analog.com/message/20130#20130]https://ezchina.analog.com/message/20130#20130[/url][/size][/color] ...; enchartment Analog electronics

Does anyone have information on Class D amplifiers?: I want to make a Class D amplifier recently, and also impedance matching. Does anyone have any information on this?...; ytbiezi Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components