EEWORLDEEWORLDEEWORLD

Part Number

Search

531AA926M000DG

Description
LVPECL Output Clock Oscillator, 926MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AA926M000DG Overview

LVPECL Output Clock Oscillator, 926MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA926M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency926 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
DM648 secondary boot problem
The problem I encountered is somewhat similar to this post. [url=https://bbs.eeworld.com.cn/forum.php?mod=viewthread&tid=437457&highlight=%C7%EB%BD%CCTMS320VC5509A%B6%FE%B4%CEBoot%CE%CA%CC%E2]https://...
saintstar DSP and ARM Processors
Classic treatment methods for grounding in PCB design
Analog ground/digital ground and analog power supply/digital power supply are just relative concepts. The main reason for proposing these concepts is that the interference of digital circuits on analo...
ohahaha PCB Design
Urgent, please help, Error: CSTACK is too long
I recently took over an MSP430 project. I connected the board and ran the program with IAR, but I got the following error: Error[e16]: Segment CSTACK (size: 0x1000 align: 0x1) is too long for segment ...
guangchaoji Microcontroller MCU
TI Power Management Experiment Kit Boost Experiment Manual
[i=s]This post was last edited by qwqwqw2088 on 2020-2-25 08:29[/i]TI Power Management Experimenter Kit TI-PMLK LDO Experimenter Board Cost-Effective Testing Methodology (Rev. A) [attach ]460501[/atta...
qwqwqw2088 Analogue and Mixed Signal
Win7 AVR studio6 atmega16a program code
Brothers and sisters in the site, have you used [img]win7 AVR studio6 atmega16a program[/img]? Whether it is a running light or a digital tube, I want it as long as it is used in the win7 AVR studio6 ...
wbangmsli Microchip MCU
[Low Power] Xilinx Launches 7 Series FPGAs Based on the Industry's First Unified Scalable Architecture
The Virtex-7, Kintex-7, and Artix-7 families deliver breakthrough low power consumption, high system performance, and design efficiency.Can fully meet the needs of new applications and marketsJune 22,...
hangsky FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1883  1516  1333  213  2191  38  31  27  5  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号