EEWORLDEEWORLDEEWORLD

Part Number

Search

ADSP-21MOD870-100

Description
IC 56 kbps DATA, 8 kbps FAX, MODEM, PQFP100, TQFP-100, Modem
CategoryWireless rf/communication    Telecom circuit   
File Size62KB,6 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric View All

ADSP-21MOD870-100 Overview

IC 56 kbps DATA, 8 kbps FAX, MODEM, PQFP100, TQFP-100, Modem

ADSP-21MOD870-100 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerADI
Parts packaging codeQFP
package instructionTQFP-100
Contacts100
Reach Compliance Codecompliant
ECCN codeEAR99
data rate56 Mbps
Fax rate8 kbps
JESD-30 codeS-PQFP-G100
JESD-609 codee0
length14 mm
Number of functions1
Number of terminals100
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.6 mm
Nominal supply voltage3.3 V
surface mountYES
Telecom integrated circuit typesMODEM
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm

ADSP-21MOD870-100 Preview

a
Internet Gateway Processor Software
ADSP-21mod870-110
INTRODUCTION
FEATURES
ISDN B-Channel HDLC
DATA Modulations
CCITT V.90 (30k–56k)
K56Flex™ (30k–56k)
ITU-T V.34: 33600 Bits/s–2400 Bits/s
CCITT V.32bis: 14400 Bits/s–7200 Bits/s
CCITT V.32: 9600 Bits/s, 4800 Bits/s
CCITT V.23
CCITT V.22/V.22bis: 2400, 1200, 600 Bits/s
CCITT V.21: 300 Bits/s
Bell 212A: 1200 Bits/s
Bell 103: 300 Bits/s
Start-Up Procedures:
ITU-T V.8
Error Correction and Data Compression:
CCITT V.42 Error Correction (LAPM and MNP2-4)
CCITT V.42bis Data and MNP Class 5 Compression
FAX Modem
V.17/V.29/V.27ter/V.21 Channel 2
T.30 Protocol
V.120
V.110
PPP Asynchronous Framing Support (RFC 1662)
Low Power
80 mW Typical Active
Low Power and Sleep Modes
High Density
100-Lead LQFP Package
On-Chip DS0/DS1 Interface
Full Function DMA Port
No External Memory Required
0.4 Square Inch per Complete Modem Port
3.3 V Supply
Fully Upgradable RAM-Based Architecture
Fast Download
Full Image in 5 ms
High Speed 16-Bit Port Link Bus Provides Simple
Interface Between Host and Modem Pool
The ADSP-21mod870-110 is a complete single chip. All data-
pump and controller functions are implemented on a single
0.4 square-inch chip. This modem package allows the highest
modem port density, while achieving the lowest power con-
sumption in a software upgradable platform.
The ADSP-21mod870-110 is designed for high density systems
such as remote access servers (see Figure 1). Its high perfor-
mance DSP core, large on-chip SRAM, TDM serials port and
16-bit DMA port provide efficient control and data communi-
cation with minimal chip count. The modem software provides
a number of data modulations, such as V.34, 56K bps PCM,
and ISDN with a software upgrade path to future standards,
and new applications, such as voice over network. The host
interface allows system access to modem statistics such as call
progress, connect speed and modulation parameters such as
retrain count and symbol rate.
ON-CHIP SRAM
The ADSP-21mod870-110 processor integrates 160K bytes of
on-chip memory. The modem datapump and controller soft-
ware, as well as data storage, are contained in the on-chip SRAM.
The SRAM cells are designed by Analog Devices. These cells
are optimized for high speed digital signal processing and low
power consumption. You can dynamically configure the ADSP-
21mod870 with software through the 16-bit DMA interface.
DMA INTERFACE
The 16-bit internal DMA port (IDMA port) provides transpar-
ent, direct access to the on-chip RAM of the ADSP-21mod870
processor. This high speed access to on-chip memory simplifies
control and data communication and system debug. Use the
16-bit DMA interface to dynamically configure the ADSP-
21mod870 with software.
K56Flex is a trademark of Rockwell International and Lucent Technologies.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 1999
ADSP-21mod870-110
IDMA
ADSP-
21mod870
SP0
T1, E1,
PRI, xDSL,
ATM
LINE
INTERFACE
CALL
CONTROL
IDMA
ADSP-
21mod870
SP0
IDMA
ADSP-
21mod870
SP0
IDMA
ADSP-
21mod870
SP0
IDMA
ADSP-
21mod870
SP0
IDMA
ADSP-
21mod870
SP0
IDMA
ADSP-
21mod870
SP0
IDMA
ADSP-
21mod870
SP0
HOST
(ADSP-2183)
PORT LINK
BUS
LAN OR
INTERNET
ADSP-21mod870 FUNCTIONS
V.34/56k MODEM
V.17 FAX
V.42, V.42bis, MNP2-5
DTMF DIALING
CALLER ID
HDLC PROTOCOL
HOST FUNCTIONS
MULTI-DSP CONTROL, OVERLAY
MANAGEMENT AND DATA TRANSFERS
Figure 1. ADSP-21mod870 Network Access System
SERIAL PORTS
Parallel Telco PCM Data Stream Architecture
The ADSP-21mod870 processor incorporates two complete
synchronous, double-buffered serial ports for serial communi-
cations. The serial ports interface directly to a time-division
multiplexed (TDM) 1544 kbps (T1) or 2048 kbps (E1) serial
stream, to an 8K sample/s data stream, or to an 8-bit companded
(64 kb/s) data stream (DS0). The serial ports operate under
modem software control.
SUPPORTED SYSTEM ARCHITECTURES
The parallel Telco PCM data stream architecture, shown in
Figure 3, provides a single bus interface for all data and control.
In this architecture, the modem pool may have a remote Telco
interface that provides a parallel data stream of Telco PCM data
to the DSP through the DSP’s DMA Port. An arbitrary number
of DSPs can be connected, through the DMA Port, to a Host
that provides the parallel data stream.
Note: The number of parallel DSPs is limited only by the soft-
ware loading constraints on the Host.
MEMORY I/F
DMA PORT
ADSP-
21mod870
The ADSP-21mod870-110 Internet Gateway Processor Soft-
ware supports two system architectures: serial
Telco PCM TDM
data stream and parallel Telco PCM data stream.
The two archi-
tectures are differentiated by the method of proving Telco
PCM data to the DSP Modem.
Serial Telco PCM TDM Data Stream Architecture
The serial Telco PCM TDM data stream architecture, shown
in Figure 2, is the most common architecture. In this architec-
ture, the modem pool may have a local Telco interface that
provides a serial TDM data stream of Telco PCM data to the
DSP through the DSP’s Serial Port. You can connect up to
24/32 DSPs, through the Serial Port, to a 24/32 channel serial
TDM data stream.
MEMORY I/F
DMA PORT
ADSP-
21mod870
SERIAL PORT
ADSP-
21mod870
HOST
ADSP-
21mod870
ADSP-
21mod870
TELCO PCM
I/F
Figure 3. Parallel Telco PCM Data Stream Architecture
ADSP-
21mod870
HOST
ADSP-
21mod870
TELCO PCM
I/F
ADSP-
21mod870
Figure 2. Serial Telco PCM TDM Data Stream Architecture
–2–
REV. 0
ADSP-21mod870-110
SOFTWARE INTERFACE
Modem Statistics
Analog Devices provides sample C code for the software inter-
face to the ADSP-21mod870-110. The software interface en-
compasses the following four areas—download, control interface,
data interface and modem statistics.
Download
Several modem statistics can be gathered through the IDMA
port. These statistics include call status, modulation in use,
connect rate, transmit and receive data rate, symbol rate, retrain
count, rate renegotiation count and others. Table II and Table
IV contain a complete listing of available modem statistics.
Modem Configuration
The IDMA port on the ADSP-21mod870-110 contains an
autoincrementing address generator. The host writes the start-
ing address of the transfer and then writes the first word of
data. After the first write, the IDMA address generator auto-
matically increments; the host writes the next data word and
the IDMA transfers that word to the next location in ADSP-
21mod870-110 memory.
The executable image contains code and data that must be
loaded into program and data memory. Program memory on
the ADSP-21mod870-110 is 24 bits wide, therefore two trans-
fers are used to load each word of program memory.
The host begins the download by asserting the
RESET
pin of
the ADSP-21mod870-110. The host then transfers all code and
data. All internal memory can be loaded in 5 ms.
Control Interface
The modem is configured by programming various parameters
through the IDMA port. Table III and Table V contain com-
plete lists of modem configuration parameters.
Table II. Shell Status
Reference #
SS. 0
SS. 1
SS. 2
SS. 3
Function
Product Number
Application Version
Application Type
Programmable Flag Data
Table III. Shell Parameters
The ADSP-21mod870-110 is controlled through two FIFOs in
DSP memory. The host sends a control event by writing to the
host-to-modem
FIFO. The ADSP-21mod870-110 posts events
to the host by writing into the
modem-to-host
FIFO.
Data Interface
Reference #
SP. 0
SP. 1
SP. 2
SP. 3
SP. 4
SP. 5
Function
Serial Port Tx Time Slot
Serial Port Rx Time Slot
Serial Port Configuration
Programmable Flag Control
Programmable Flag Data
Host Interrupt Count
All data transferred to and from the ADSP-21mod870-110
passes through word FIFOs located in internal memory on the
ADSP-21mod870. The FIFOs are accessed through a control
structure that contains a pointer to the start of the FIFO in
memory, the length of the FIFO in 16-bit words, a pointer to
the next address to be read, and a pointer to the next address to
be written. The transmit and receive FIFOs are 1024 bytes
deep. Example code providing primitives for accessing the
byte-FIFOs is available from Analog Devices. Table I shows an
example of a data FIFO.
Table I. FIFO Example
BASE
RD_ptr
INFO
INFO
INFO
INFO
WR_ptr
BASE + SIZE
REV. 0
–3–
ADSP-21mod870-110
Table IV. Modem Status
Table V. Modem Parameters
Reference # Function
MS. 0
MS. 1
MS. 2
MS. 3
MS. 4
MS. 5
MS. 6
MS. 7
MS. 8
MS. 9
MS. 10
MS. 11
MS. 12
MS. 13
MS. 14
MS. 15
MS. 16
MS. 17
MS. 18
MS. 19
MS. 20
MS. 21
MS. 22
MS. 23
MS. 24
MS. 25
MS. 26
MS. 27
MS. 28
MS. 29
MS. 30
MS. 31
MS. 32
MS. 33
MS. 34
MS. 35
MS. 36
MS. 37
MS. 38
MS. 39
MS. 40
MS. 41
MS. 42
MS. 43
MS. 44
MS. 45
MS. 46
MS. 47
MS. 48
Data Modulation State
SNR MSE Measure
Rx Level dBm
Tx Level dBm
Tx V.34 Symbol Rate
Rx V.34 Symbol Rate
Round Trip Delay
Telemetry Data Update
Constellation X
Constellation Y
Variable 2 X Pointer
Variable 2 Y Pointer
Variable 3 X Pointer
Variable 3 Y Pointer
Variable 4 X Pointer
Variable 4 Y Pointer
Data Modulation Monitor Retrain Local Count
Data Modulation Monitor Retrain Remote Count
Data Modulation Monitor Retrain Auto Count
Data Modulation Monitor Renegotiate Local
Count
Data Modulation Monitor Renegotiate Remote
Count
Data Modulation Monitor Renegotiate Auto
Count
Omc Carrier Family
Omc Disconnect Reason
Omc State
Omc Time
Omc Idle Time Start
Omc Data Protocol Time Start
Omc Initial Rx Data Rate
Omc Current Rx Data Rate
Omc Initial Tx Data Rate
Omc Current Tx Data Rate
Data Protocol
Data Protocol Compression
Data Protocol Rx HDLC Error Frame Count
Data Protocol Rx HDLC Frame Count
Data Protocol Tx HDLC Frame Count
Data Protocol Tx Data Frame Count
Data Protocol Tx Data Frame Retransmit Count
Data Protocol Rx Data Frame Count
Data Protocol Rx Data Frame Missing Count
Data Modulation Monitor Retrain Remote
Count
Data Protocol Call Tx Data Compressibility
Metric
Data Protocol Call Rx Data Compressibility
Metric
Data Protocol Call Tx Data Metric
Data Protocol Call Rx Data Metric
V.PCM Digital Attenuation
V.PCM Robbed Bit Mask
V.PCM Coding Law
Reference # Function
MP. 0
MP. 1
MP. 2
MP. 3
MP. 4
MP. 5
MP. 6
MP. 7
MP. 8
MP. 9
MP. 10
MP. 11
MP. 12
MP. 13
MP. 14
MP. 15
MP. 16
MP. 17
MP. 18
MP. 19
MP. 20
MP. 21
MP. 22
MP. 23
MP. 24
MP. 25
MP. 26
MP. 27
MP. 28
MP. 29
MP. 30
MP. 31
MP. 32
MP. 33
MP. 34
MP. 35
MP. 36
MP. 37
MP. 38
MP. 39
Omc Data Modulation Originate Enable
Dial Billing Delay Duration
Omc Data Modulation/Data Protocol
Maximum Start-Up Duration
Data Protocol Start Delay
Data Protocol Allowed Mask
Data Protocol Preferred Mask
Data Protocol Auto-Select Mask
Data Protocol Compression Mask
Data Protocol Cmn Binary Enable
Data Protocol Cmn HDLC Enable
Data Protocol LAPM to Sync
Data Protocol MNP Block Mode Enable
Data Protocol MNP Data Compression Select
Data Protocol MNP Header Optimize Enable
Data Protocol MNP Maximum Data Size
Data Protocol MNP Service Class
Data Protocol Disconnect Management Mode
Data Protocol Disconnect Management
Duration
Digital Data Modes
Pump Data Modes
Pump Tone Transmit Level
Pump Transmit Level
Pump V.34 Transmit Level
Data Modulation Carrier Detect Duration
Data Modulation Carrier Loss Disconnect
Timer Duration
Data Modulation Line Quality Monitor Mode
Data Modulation Options Mask
Data Modulation V.32 Rate Enable Mask
Data Modulation V.34 Data Rate Mask
V.PCM Maximum Power
V.PCM Reference Point
K56 RBS Maximum
K56 Tx Data Rate Maximum
K56 Tx Data Rate Minimum
DTE Interface Big Endian
PPP Rx Mode Enable
PPP Tx Mode Enable
f
P
PPP Detect Enable
f
P
PPP Rx ACCM
f
P
PPP Tx ACCM
–4–
REV. 0
ADSP-21mod870-110
ORDERING GUIDE
Part Number
ADSP-21mod870-110
Description
52 MIPS DSP with Modem
Software Unit License
Instruction Rate MHz
52.0
Package Description
100-Lead LQFP
Package Option
ST-100
REV. 0
–5–
Detailed explanation of the technical architecture of the four major mainstream CPU processors
RISC (Reduced Instruction Set Computer) is a microprocessor that executes fewer types of computer instructions. It originated from the MIPS host (i.e. RISC machine) in the 1980s. The microprocessors u...
Aguilera Microcontroller MCU
Porting Ubuntu to A7
Mount the root file system $ sudo sh ms.sh -m /home/myzr/image/ubrfs16.04.4/ Install the software First update the source /# apt updateAfter the update is complete, install the necessary software. You...
明远智睿Lan DIY/Open Source Hardware
[Video sharing] "AVR MCU Ten Days"
[i=s]This post was last edited by paulhyde on 2014-9-15 03:34[/i] [color=Blue][size=5]Xinshiji Electronics Teacher Adi's Microcontroller Series Video Tutorial "AVR Microcontroller Ten Days"[/size][/co...
open82977352 Electronics Design Contest
When executing the startup file, it is impossible to jump to the main function normally
When using AXD debugging, the program is burned and entered normally, but it cannot jump to the main function when running at full speed. The program ran successfully before, but I don’t know what cha...
qwerc NXP MCU
What exactly is JTAG?
What exactly is JTAG? JTAG (Joint Test Action Group) is an international standard test protocol (IEEE 1149.1 compatible), mainly used for internal chip testing. Most advanced devices now support the J...
yuandayuan6999 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 487  1556  263  165  2379  10  32  6  4  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号