datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> AD8116JSTZ
PDF
Preview

AD8116JSTZ

Description
16-BIT, DSP-CROSSBAR SWITCH, PQFP128, 14 X 14 MM, PLASTIC, LQFP-128
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size1MB，29 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Environmental Compliance  
Download Datasheet Parametric Compare View All

AD8116JSTZ Online Shopping

Suppliers Part Number Price MOQ In stock  
AD8116JSTZ - - View Buy Now

AD8116JSTZ Overview

16-BIT, DSP-CROSSBAR SWITCH, PQFP128, 14 X 14 MM, PLASTIC, LQFP-128

AD8116JSTZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerRochester Electronics
Parts packaging codeQFP
package instructionLFQFP,
Contacts128
Reach Compliance Codeunknown
Other featuresALSO REQUIRES 5V NEGATIVE SUPPLY
boundary scanNO
maximum clock frequency5 MHz
External data bus width16
JESD-30 codeS-PQFP-G128
JESD-609 codee3
length14 mm
low power modeNO
Humidity sensitivity level3
Number of terminals128
Maximum operating temperature70 °C
Minimum operating temperature
Output data bus width16
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
Certification statusCOMMERCIAL
Maximum seat height1.6 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.4 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width14 mm
uPs/uCs/peripheral integrated circuit typeDSP PERIPHERAL, CROSSBAR SWITCH

AD8116JSTZ Preview

D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
a
FEATURES
Large 16 16 High Speed Nonblocking Switch Array
Switch Array Controllable via an 80-Bit Serial Word
Serial Data Out Allows “Daisy Chaining” of Multiple
AD8116s to Create Large Switch Arrays Over 256 256
Complete Solution
Buffered Inputs
16 Individual Output Amplifiers
Drives 150 Loads
Excellent Video Performance
60 MHz 0.1 dB Gain Flatness
0.01% Differential Gain Error (R
L
= 150 )
0.01 Differential Phase Error (R
L
= 150 )
Excellent AC Performance
200 MHz –3 dB Bandwidth
300 V/ s Slew Rate
Low Power of 900 mW (3.5 mW per Point)
Low All Hostile Crosstalk of –70 dB @ 5 MHz
Output Disable Allows Direct Connection of Multiple
Device Outputs
Chip Enable Allows Selection of Individual AD8116s in
Large Arrays (or Parallel Programming of AD8116s)
Reset Pin Allows Disabling of All Outputs (Connected
Through a Capacitor to Ground Provides “Power-
On” Reset Capability)
128-Lead LQFP Package (14 mm 14 mm)
APPLICATIONS
Routing of High Speed Signals Including:
Composite Video (NTSC, PAL, S, SECAM, etc.)
Component Video (YUV, RGB, etc.)
3-Level Digital (HDB3)
Video on Demand
Ultrasound
Communication Satellites
PRODUCT DESCRIPTION
CLK
DATA IN
UPDATE
CE
200 MHz, 16 16 Buffered
Video Crosspoint Switch
AD8116
FUNCTIONAL BLOCK DIAGRAM
AD8116
CLK
80-BIT SHIFT REG.
80
PARALLEL LATCH
80
DECODE
5:16 DECODERS
256
SET INDIVIDUAL OR
RESET ALL OUTPUTS
TO "OFF"
DATA OUT
UPDATE
CE
RESET
16
RESET
16
OUTPUT
BUFFER
+1
+1
+1
+1
+1
SWITCH
MATRIX
16 INPUTS
+1
+1
+1
+1
+1
+1
+1
+1
+1
+1
+1
ENABLE/DISABLE
16 OUTPUTS
4
R
L
= 50
3
2
0.5
0.4
0.3
0.2
200mV p-p
0.1
FLATNESS
2V p-p
0
–0.1
2V p-p
–0.2
200mV p-p
–0.3
1G
1
0
–1
–2
–3
–4
100k
The AD8116 is a high speed 16
×
16 video crosspoint switch
matrix. It offers a –3 dB signal bandwidth greater than 200 MHz
and channel switch times of 60 ns with 0.1% settling. With –70 dB
of crosstalk and –105 dB of isolation (@ 5 MHz), the AD8116
is useful in many high speed applications. The differential gain
and differential phase errors of better than 0.01% and 0.01°,
respectively, along with 0.1 dB flatness out to 60 MHz make the
AD8116 ideal for video signal switching.
The AD8116 includes output buffers that can be placed into a
high impedance state for paralleling crosspoint outputs so that
off channels do not load the output bus. It operates on voltage
1M
10M
FREQUENCY – Hz
100M
Figure 1. Frequency Response
supplies of
±
5 V while consuming only 90 mA of idle current.
The channel switching is performed via a serial digital control
that can accommodate “daisy chaining” of several devices.
The AD8116 is packaged in a 128-lead LQFP package occupy-
ing only 0.36 square inches, and is specified over the commer-
cial temperature range of 0°C to 70°C.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2001
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
0.1dB FLATNESS – dB
MAGNITUDE – dB
AD8116–SPECIFICATIONS
(V =
S
5 V, T
A
= 25 C, R
L
= 1 k
unless otherwise noted.)
Min
Limit
Typ
200
120
80
300
60
25
20
60
45
0.01
0.01
0.01
0.01
–70
–60
–105
15
0.995 0.999
0.992 0.999
1.000
1.000
0.15
0.5
45
Max
Unit
MHz
MHz
MHz
V/µs
ns
MHz
MHz
MHz
MHz
%
%
Degrees
Degrees
dB
dB
dB
nV/√Hz
V/V
V/V
%
%
mV
Ω
MΩ
pF
µA
V
mA
mA
V
pF
MΩ
µA
ns
ns
mV p-p
mA
mA
mA
mA
mA
mA
V
dB
dB
°C
°C/W
Reference
Figure
1
–
1
5
6
1
1
1
1
–
–
–
–
2
2
11
8
–
–
–
–
17
12
9
9
–
–
–
–
–
13
13
–
–
16
10
–
–
–
–
–
–
–
7
7
–
–
Parameter
DYNAMIC PERFORMANCE
–3 dB Bandwidth
Conditions
200 mV p-p, R
L
= 150
Ω
1 V p-p, R
L
= 150
Ω
2 V p-p, R
L
= 150
Ω
2 V Step, R
L
= 150
Ω
0.1%, 2 V Step, R
L
= 150
Ω
0.05 dB, 200 mV p-p, R
L
= 150
Ω
0.05 dB, 2 V p-p, R
L
= 150
Ω
0.1 dB, 200 mV p-p, R
L
= 150
Ω
0.1 dB, 2 V p-p, R
L
= 150
Ω
NTSC or PAL, R
L
= 1 kΩ
NTSC or PAL, R
L
= 150
Ω
NTSC or PAL, R
L
= 1 kΩ
NTSC or PAL, R
L
= 150
Ω
ƒ = 5 MHz
ƒ = 10 MHz
ƒ = 10 MHz, R
L
= 150
Ω,
One Channel
0.01 MHz to 50 MHz
No Load
R
L
= 1 kΩ
No Load, Ch-Ch
R
L
= 1 kΩ, Ch-Ch
Worst-Case All Switch Configurations
DC, Enabled
Disabled
Disabled
Slew Rate
Settling Time
Gain Flatness
NOISE/DISTORTION PERFORMANCE
Differential Gain Error
Differential Phase Error
Crosstalk, All Hostile
Off Isolation, Input-Output
Input Voltage Noise
DC PERFORMANCE
Gain
Gain Matching
OUTPUT CHARACTERISTICS
Output Offset Voltage
Output Impedance
Output Disable Capacitance
Output Leakage Current
Output Voltage Range
Output Current
Short Circuit Current
INPUT CHARACTERISTICS
Input Voltage Range
Input Capacitance
Input Resistance
Input Bias Current
SWITCHING CHARACTERISTICS
Enable On Time
Switching Time
Switching Transient (Glitch)
POWER SUPPLIES
Supply Current
1
±
2.5
20
15
0.2
10
3
1
±
3
40
65
±
3
5
10
2
60
50
15
±
2.5
Any Switch Configuration
1
5
50%
UPDATE
to 1% Output Settling,
2 V Step
AVCC, Outputs Enabled, No Load
AVCC,
Outputs Disabled
AVEE, Outputs Enabled, No Load
AVEE,
Outputs Disabled
DVCC, Outputs Enabled, No Load
DVEE, Outputs Enabled, No Load
ƒ = 100 kHz
ƒ = 1 MHz
Operating (Still Air)
Operating (Still Air)
Supply Voltage Range
PSRR
OPERATING TEMPERATURE RANGE
Temperature Range
θ
JA
Specifications subject to change without notice.
75
95
25
70
95
22.5
25
35
10
15
±
4.5 to
±
5.5
60
40
0 to 70
37
–2–
REV. B
AD8116
TIMING CHARACTERISTICS
Parameter
Data Setup Time
CLK Pulsewidth
Data Hold Time
CLK Pulse Separation
CLK to
UPDATE
Delay
UPDATE
Pulsewidth
CLK to DATA OUT Valid
Propagation Delay,
UPDATE
to Switch On or Off
Data Load Time, CLK = 5 MHz
CLK,
UPDATE
Rise and Fall Times
RESET
Time
t
2
1
CLK
0
1
DATA IN
0
1 = LATCHED
UPDATE
0 = TRANSPARENT
LOAD DATA INTO
SERIAL REGISTER
ON FALLING EDGE
Symbol
t
1
t
2
t
3
t
4
t
5
t
6
t
7
–
–
–
–
t
4
Min
20
100
20
100
0
50
Limit
Typ
Max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
ns
200
50
16
100
200
t
1
t
3
OUT15 (D3)
OUT15 (D4)
OUT00 (D0)
t
5
TRANSFER DATA FROM SERIAL
REGISTER TO PARALLEL
LATCHES DURING LOW LEVEL
t
6
t
7
DATA OUT
0 1 2 3 4 5 6 7 8 9 10
CLOCK
15
20
25
75
79
DATA IN
DISABLE OUTPUT 13
ENABLE OUTPUT 15
ENABLE OUTPUT 14
ENABLE OUTPUT 12
ENABLE OUTPUT 11
DON’T CARE
ENABLE OUTPUT 00
CONNECT TO
INPUT 01
CONNECT TO
NPUT 00
CONNECT TO
INPUT 15
CONNECT TO
INPUT 03
CONNECT TO
INPUT 00
UPDATE
T=0
INCREASING TIME
Figure 2. Timing Diagram and Programming Example
Table I. Logic Levels
V
IH
CLK, DATA IN,
CE, UPDATE
2.0 V min
V
IL
CLK, DATA IN,
CE, UPDATE
0.8 V max
V
OH
DATA OUT
V
OL
DATA OUT
I
IH
CLK, DATA IN,
CE, UPDATE
20
µA
max
I
IL
CLK, DATA IN,
CE, UPDATE
–400
µA
min
I
OH
DATA OUT
–400
µA
max
I
OL
DATA OUT
2.7 V min
0.5 V max
3.0 mA min
REV. B
–3–
AD8116
ABSOLUTE MAXIMUM RATINGS
1
MAXIMUM POWER DISSIPATION
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12.0 V
Internal Power Dissipation
2
AD8116 128-Lead Plastic LQFP (ST) . . . . . . . . . . . . 3.5 W
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
S
Output Short Circuit Duration
. . . . . . . . . . . . . . . . . . . . Observe Power Derating Curves
Storage Temperature Range . . . . . . . . . . . . –65°C to +125°C
Lead Temperature Range (Soldering 10 sec) . . . . . . . . . 300°C
NOTES
1
Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
2
Specification is for device in free air (T
A
= 25°C):
128-lead plastic LQFP (ST):
θ
JA
= 37°C/W.
The maximum power that can be safely dissipated by the
AD8116 is limited by the associated rise in junction tempera-
ture. The maximum safe junction temperature for plastic
encapsulated devices is determined by the glass transition
temperature of the plastic, approximately 150°C. Temporarily
exceeding this limit may cause a shift in parametric performance
due to a change in the stresses exerted on the die by the package.
Exceeding a junction temperature of 175°C for an extended
period can result in device failure.
While the AD8116 is internally short circuit protected, this may
not be sufficient to guarantee that the maximum junction temp-
erature (150°C) is not exceeded under all conditions. To
ensure proper operation, it is necessary to observe the maximum
power derating curves shown in Figure 3.
5.0
T
J
= 150 C
4.0
ORDERING GUIDE
Model
Temperature
Range
Package
Description
Package
Option
MAXIMUM POWER DISSIPATION – Watts
AD8116JST 0°C to 70°C
AD8116-EB
128-Lead Plastic LQFP ST-128A
(14 mm
×
14 mm)
Evaluation Board
3.0
2.0
1.0
0
–50 –40 –30 –20 –10 0 10 20 30 40 50 60 70
AMBIENT TEMPERATURE – C
80 90
Figure 3. Maximum Power Dissipation vs. Temperature
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD8116 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
–4–
REV. B
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

AD8116JSTZ Related Products

AD8116JSTZ AD8116JST
Description 16-BIT, DSP-CROSSBAR SWITCH, PQFP128, 14 X 14 MM, PLASTIC, LQFP-128 16-BIT, DSP-CROSSBAR SWITCH, PQFP128, 14 X 14 MM, PLASTIC, LQFP-128
Is it lead-free? Lead free Contains lead
Is it Rohs certified? conform to incompatible
Maker Rochester Electronics Rochester Electronics
Parts packaging code QFP QFP
package instruction LFQFP, LFQFP,
Contacts 128 128
Reach Compliance Code unknown unknown
Other features ALSO REQUIRES 5V NEGATIVE SUPPLY ALSO REQUIRES 5V NEGATIVE SUPPLY
boundary scan NO NO
maximum clock frequency 5 MHz 5 MHz
External data bus width 16 16
JESD-30 code S-PQFP-G128 S-PQFP-G128
JESD-609 code e3 e0
length 14 mm 14 mm
low power mode NO NO
Humidity sensitivity level 3 3
Number of terminals 128 128
Maximum operating temperature 70 °C 70 °C
Output data bus width 16 16
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LFQFP LFQFP
Package shape SQUARE SQUARE
Package form FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius) 260 240
Certification status COMMERCIAL COMMERCIAL
Maximum seat height 1.6 mm 1.6 mm
Maximum supply voltage 5.5 V 5.5 V
Minimum supply voltage 4.5 V 4.5 V
Nominal supply voltage 5 V 5 V
surface mount YES YES
Temperature level COMMERCIAL COMMERCIAL
Terminal surface MATTE TIN TIN LEAD
Terminal form GULL WING GULL WING
Terminal pitch 0.4 mm 0.4 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 40 30
width 14 mm 14 mm
uPs/uCs/peripheral integrated circuit type DSP PERIPHERAL, CROSSBAR SWITCH DSP PERIPHERAL, CROSSBAR SWITCH

Recommended Resources

Zero-crossing trigger circuit design based on thyristor

Power supply circuit diagram of AST-MPX-1 color display

AAST-5 color display power supply circuit diagram

555 linear sawtooth wave generator circuit

Hysteresis-free adjustment circuit for AC and DC universal motors

Computer motherboard circuit diagram 830_58

【CN0214】Building a Thermocouple Temperature Monitor Using the ADuC7060/ADuC7061
Circuit Function and AdvantagesThis circuit shows how to use the ADuC7060/ADuC7061 precision analog microcontroller in an accurate thermocouple temperature monitoring application. The ADuC7060/ADuC706...
EEWORLD社区 ADI Reference Circuit
Embedded Problems
I encountered such a problem when writing a program. I created a task TaskLED1 and wanted to display its information (task TaskLED1 with priority 9 is running!) to the host computer when it was called...
amw196209 Embedded System
How to connect the power protection circuit
The controller uses 24V and 5V switching power supplies. In order to prevent users from mistakenly connecting 24V to 5V, how to add a protection circuit? Can it be achieved by adding a 5.1V voltage re...
桂花蒸 Analog electronics
Design and production of power supply protection circuit system
In order to facilitate various circuit experiments in the laboratory, the laboratory power supply system should have the following functions: DC regulated voltage source with fixed output voltages of ...
fish001 Analogue and Mixed Signal
Main features of DC power distribution system 　
Main features of 　 DC power distribution system The advanced module design of 　 the rack -embedded DC power system makes the entire system very small, but it can provide enough power to meet the requi...
czf0408 Power technology
NE568AN No demodulated signal output
[i=s] This post was last edited by dontium on 2015-1-23 12:50 [/i] Hello everyone! I need help with the FM demodulation problem of NE568AN: 1. FM modulation parameters are as follows: center frequency...
jys031006 Analogue and Mixed Signal
Shortcut:   S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components

  1. SOT-DIV23-03-50R1-50R1D
  2. KM41V4000DT-6
  3. 804-003-00ZN6-1S
  4. ABCIRF-1828PP
  5. 7207P3CWW1QE
  6. HR1725BX334M3FA
  7. 51760-10813210BALF
  8. ACACA680226802P100
  9. AME8501CEFVDD26
  10. BZT52-B8V2S-AU
  11. A1276WV-S-2x34P
  12. SPH4018HR33NT

Popular Articles

  1. Working principle of anti-corrosion magnetic flap level gauge
  2. s3c2440 learning path-006 clock settings
  3. CAICT: my country's first 6G seminar will be held in mid-September
  4. ITC launches 337 investigation into video security devices
  5. Mini2440 bare metal programming-----IIC—read and write AT24C08
  6. How to use the network cable tester
  7. Share a real example of using oscilloscope triggering to capture interference waveforms
  8. MathWorks Releases MATLAB and Simulink Version 2022a
  9. AT91RM9200 Linux transplantation notes (Part 2) - transplanting u-boot-1.1.6
  10. Working principle of three-phase asynchronous motor

Technical ResourceMore

  1. [High-frequency circuit related information]. Newnes.Radio.&.Rf.Engineers.Pocket.Book
  2. Import AltiumDesigner layout into ADSlayout
  3. How to Read a Paper
  4. Design of white LED driver chip based on current control mode
  5. EMC-Grounding
  6. Brief Analysis of LIN Bus System
  7. USB to 232 programming line driver must be installed-compatible with notebooks.rar
  8. Altium-Common 3D Package Library (Step) [Common Patch] DO-214AC.rar
  9. PCB layout techniques to reduce signal coupling during RF product design
  10. Development of 120W Laptop Power Adapter

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 113  1945  2747  545  2669  3  40  56  11  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号