datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Analog mixed-signal IC> converter> ADV7122KSTZ30
PDF
Preview

ADV7122KSTZ30

Description
IC PARALLEL, WORD INPUT LOADING, 10-BIT DAC, PQFP48, 1.40 MM HEIGHT, PLASTIC, TQFP-48, Digital to Analog Converter
CategoryAnalog mixed-signal IC    converter   
File Size196KB，12 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance  
Download Datasheet Parametric Compare View All

ADV7122KSTZ30 Overview

IC PARALLEL, WORD INPUT LOADING, 10-BIT DAC, PQFP48, 1.40 MM HEIGHT, PLASTIC, TQFP-48, Digital to Analog Converter

ADV7122KSTZ30 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerADI
Parts packaging codeQFP
package instructionLFQFP,
Contacts48
Reach Compliance Codecompliant
ECCN codeEAR99
Converter typeD/A CONVERTER
Enter bit codeBINARY
Input formatPARALLEL, WORD
JESD-30 codeS-PQFP-G48
JESD-609 codee3
length7 mm
Maximum linear error (EL)0.1953%
Humidity sensitivity level3
Number of digits10
Number of functions1
Number of terminals48
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.6 mm
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width7 mm

ADV7122KSTZ30 Preview

a
FEATURES
80 MHz Pipelined Operation
Triple 10-Bit D/A Converters
RS-343A/RS-170 Compatible Outputs
TTL Compatible Inputs
+5 V CMOS Monolithic Construction
40-Pin DIP Package (ADV7121)
44-Pin PLCC Package (ADV7122)
48-Lead TQFP (ADV7122)
APPLICATIONS
High Definition Television (HDTV)
High Resolution Color Graphics
CAE/CAD/CAM Applications
Image Processing
Instrumentation
Video Signal Reconstruction
Direct Digital Synthesis (DDS)
I/Q Modulation
SPEED GRADES
80 MHz
50 MHz
30 MHz
GENERAL DESCRIPTION
CMOS
80 MHz, Triple 10-Bit Video DACs
ADV7121/ADV7122
ADV7121 FUNCTIONAL BLOCK DIAGRAM
V
AA
FS
ADJUST
V
REF
ADV7121
CLOCK
REFERENCE
AMPLIFIER
COMP
R0
R9
10
RED
REGISTER
10
DAC
IOR
PIXEL
INPUT
PORT
G0
G9
10
GREEN
REGISTER
10
DAC
IOG
B0
B9
10
BLUE
REGISTER
10
DAC
IOB
GND
ADV7122 FUNCTIONAL BLOCK DIAGRAM
V
AA
FS
ADJUST
V
REF
ADV7122
CLOCK
REFERENCE
AMPLIFIER
COMP
The ADV7121/ADV7122 (ADV
®
) is a video speed, digital-to-
analog converter on a single monolithic chip. The part is specifi-
cally designed for high resolution color graphics and video
systems including high definition television (HDTV). It is also
ideal for any application requiring a low cost, high speed DAC
function especially in communications. It consists of three, high
speed, 10-bit, video D/A converters (RGB), a standard TTL input
interface and high impedance, analog output, current sources.
The ADV7121/ADV7122 has three separate, 10-bit, pixel input
ports, one each for red, green and blue video data. A single +5 V
power supply, an external 1.23 V reference and pixel clock input is
all that is required to make the part operational. The ADV7122
has additional video control signals, composite
SYNC
and
BLANK.
The ADV7121/ADV7122 is capable of generating RGB video
output signals which are compatible with RS-343A, RS-170 and
most proposed production system HDTV video standards, in-
cluding SMPTE 240M.
The ADV7121/ADV7122 is fabricated in a +5 V CMOS pro-
cess. Its monolithic CMOS construction ensures greater func-
tionality with low power dissipation. The ADV7121 is packaged
in a 0.6", 40-pin plastic DIP package. The ADV7122 is pack-
ADV is a registered trademark of Analog Devices, Inc.
*Speed grades up to 140 MHz are also available on special request.
Please contact Analog Devices or its representatives for details.
R0
R9
PIXEL
INPUT
PORT
10
RED
10
REGISTER
DAC
IOR
G0
G9
10
GREEN
10
REGISTER
DAC
IOG
B0
B9
10
10
BLUE
REGISTER
DAC
IOB
BLANK
SYNC
CONTROL
REGISTER
SYNC
CONTROL
GND
aged in a 44-pin plastic leaded (J-lead) chip carrier, PLCC,
and 48-lead thin quad flatpack (TQFP).
PRODUCT HIGHLIGHTS
1. Fast video refresh rate, 80 MHz.
2. Guaranteed monotonic to 10 bits. Ten bits of resolution al-
lows for implementation of linearization functions such as
gamma correction and contrast enhancement.
3. Compatible with a wide variety of high resolution color
graphics systems including RS-343A/RS-170 and the pro-
posed SMPTE 240M standard for HDTV.
© Analog Devices, Inc., 1996
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
ADV7121–SPECIFICATIONS
Parameter
STATIC PERFORMANCE
Resolution (Each DAC)
Accuracy (Each DAC)
Integral Nonlinearity, INL
Differential Nonlinearity, DNL
Gray Scale Error
Coding
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current, I
IN
Input Capacitance, C
IN2
ANALOG OUTPUTS
Gray Scale Current Range
Output Current
White Level
Black Level
LSB Size
DAC to DAC Matching
Output Compliance, V
OC
Output Impedance, R
OUT2
Output Capacitance, C
OUT2
VOLTAGE REFERENCE
Voltage Reference Range, V
REF
Input Current, I
VREF
POWER REQUIREMENTS
V
AA
I
AA
Power Supply Rejection Ratio
2
Power Dissipation
DYNAMIC PERFORMANCE
Glitch Impulse
2, 3
DAC Noise
2, 3, 4
Analog Output Skew
K Version
10
±
2
±
1
±
5
(V
AA
= +5 V 5%; V
REF
= +1.235 V; R
L
= 3.75 , C
L
= 10 pF; R
SET
= 560
Specifications T
MIN
to T
MAX1
unless otherwise noted.)
Units
Bits
LSB max
LSB max
% Gray Scale max
Binary
V min
V max
µA
max
pF max
mA min
mA max
mA min
mA max
µA
min
µA
max
µA
typ
% max
V min
V max
kΩ typ
pF max
V min/V max
mA typ
V nom
mA max
mA max
%/% max
mW max
mW max
pV secs typ
pV secs typ
ns max
Typically 17.62 mA
Typically 5
µA
Typically 2%
Test Conditions/Comments
. All
Guaranteed Monotonic
Max Gray Scale Current = (V
REF
* 7,969/R
SET
) mA
2
0.8
±
1
10
15
22
16.74
18.50
0
50
17.28
5
–1
+1.4
100
30
1.14/1.26
–5
5
125
100
0.5
625
500
50
200
2
V
IN
= 0.4 V or 2.4 V
I
OUT
= 0 mA
V
REF
= 1.235 V for Specified Performance
Typically 80 mA: 80 MHz Parts
Typically 70 mA: 50 MHz & 35 MHz Parts
Typically 0.12 %/%: f = 1 kHz, COMP = 0.1
µF
Typically 400 mW: 80 MHz Parts
Typically 350 mW: 50 MHz & 35 MHz Parts
Typically 1 ns
NOTES
1
Temperature range (T
MIN
to T
MAX
): 0°C to +70°C.
2
Sample tested at +25°C to ensure compliance.
3
TTL input values are 0 to 3 volts, with input rise/fall times
≤
3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and
outputs. See timing notes in Figure 1.
4
This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.
Specifications subject to change without notice.
–2–
REV. B
ADV7121/ADV7122
ADV7122–SPECIFICATIONS
Parameter
STATIC PERFORMANCE
Resolution (Each DAC)
Accuracy (Each DAC)
Integral Nonlinearity, INL
Differential Nonlinearity, DNL
Gray Scale Error
Coding
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current, I
IN
Input Capacitance, C
IN2
ANALOG OUTPUTS
Gray Scale Current Range
Output Current
White Level Relative to Blank
White Level Relative to Black
Black Level Relative to Blank
Black Level on IOR, IOB
Black Level on IOG
Sync Level on IOG
LSB Size
DAC to DAC Matching
Output Compliance, V
OC
Output Impedance, R
OUT2
Output Capacitance, C
OUT2
VOLTAGE REFERENCE
Voltage Reference Range, V
REF
Input Current, I
VREF
POWER REQUIREMENTS
V
AA
I
AA
Power Supply Rejection Ratio
2
Power Dissipation
DYNAMIC PERFORMANCE
Glitch Impulse
2, 3
DAC Noise
2, 3, 4
Analog Output Skew
2
0.8
±
1
10
15
22
17.69
20.40
16.74
18.50
0 95
1.90
0
50
6.29
9.5
0
50
17.28
5
–1
+1.4
100
30
1.14/1.26
–5
5
125
100
0.5
625
500
50
200
2
K Version
10
±
2
±
1
±
5
(V
AA
= +5 V 5%; V
REF
= +1.235 V; R
L
= 37.5 , C
L
= 10 pF; R
SET
= 560
Specifications T
MIN
to T
MAX1
unless otherwise noted.)
Test Conditions/Comments
. All
Units
Bits
LSB max
LSB max
% Gray Scale max
Binary
V min
V max
µA
max
pF max
mA min
mA max
mA min
mA max
mA min
mA max
mA min
mA max
µA
min
µA
max
mA min
mA max
µA
min
µA
max
µA
typ
% max
V min
V max
kΩ typ
pF max
V min/V max
mA typ
V nom
mA max
mA max
%/% max
mW max
mW max
pV secs typ
pV secs typ
ns max
Guaranteed Monotonic
Max Gray Scale Current: IOG = (V
REF
*12.082/R
SET
) mA
Max Gray Scale Current:
IOR, IOB = (V
REF
*8,627/R
SET
) mA
V
IN
= 0.4 V or 2.4 V
Typically 19.05 mA
Typically 17.62 mA
Typically 1.44 mA
Typically 5
µA
Typically 7.62 mA
Typically 5
µA
Typically 2%
I
OUT
= 0 mA
V
REF
= 1.235 V for Specified Performance
Typically 80 mA: 80 MHz Parts
Typically 70 mA: 50 MHz & 35 MHz Parts
Typically 0.12%/%: f = 1 kHz, COMP = 0.01
µF
Typically 400 mW: 80 MHz Parts
Typically 350 mW: 50 MHz & 35 MHz Parts
Typically 1 ns
NOTES
1
Temperature range (T
MIN
to T
MAX
) 0°C to +70°C.
2
Sample tested at +25°C to ensure compliance.
3
TTL input values are 0 to 3 volts, with input rise/fall times
≤
3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and
outputs. See timing notes in Figure 1.
4
This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.
Specifications subject to change without notice
REV. B
–3–
ADV7121/ADV7122
TIMING CHARACTERISTICS
Parameter
fmax
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8 3
80 MHz Version
80
3
2
12.5
4
4
30
20
3
12
1
(V
AA
= +5 V
5%; V
REF
= +1.235 V; R
L
= 37.5 , C
L
= 10 pF; R
SET
= 560
All Specifications T
MIN
to T
MAX2
unless otherwise noted.)
30 MHz Version
30
8
2
33.3
9
9
30
20
3
15
Units
MHz max
ns min
ns min
ns min
ns min
ns min
ns max
ns typ
ns max
ns typ
.
50 MHz Version
50
6
2
20
7
7
30
20
3
15
Conditions/Comments
Clock Rate
Data & Control Setup Time
Data & Control Hold Time
Clock Cycle Time
Clock Pulse Width High Time
Clock Pulse Width Low Time
Analog Output Delay
Analog Output Rise/Fall Time
Analog Output Transition Time
NOTES
1
TTL input values are 0 to 3 volts, with input rise/fall times
≤
3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and
outputs. See timing notes in Figure 1.
2
Temperature range (T
MIN
to T
MAX
): 0°C to +70°C.
3
Sample tested at +25°C to ensure compliance.
Specifications subject to change without notice.
t
3
t
4
t
5
CLOCK
t
1
DIGITAL INPUTS
(R0–R9, G0–G9, B0–B9;
SYNC, BLANK)
t
2
DATA
t
6
t
8
ANALOG OUTPUTS
(IOR, IOG, IOB)
t
7
NOTES
1. OUTPUT DELAY (t
6
) MEASURED FROM THE 50% POINT OF THE
RISING EDGE OF THE CLOCK TO THE 50% POINT OF
FULL-SCALE TRANSITION.
2. TRANSITION TIME (t
8
) MEASURED FROM THE 50% POINT OF
FULL-SCALE TRANSITION TO WITHIN 2% OF THE FINAL OUTPUT
VALUE.
3. OUTPUT RISE/FALL TIME (t
7
) MEASURED BETWEEN THE 10%
AND 90% POINTS OF FULL-SCALE TRANSITION.
4 SYNC AND BLANK DIGITAL INPUTS ARE NOT PROVIDED ON
Figure 1. Video Input/Output Timing
RECOMMENDED OPERATING CONDITIONS
Parameter
Power Supply
Ambient Operating
Temperature
Output Load
Reference Voltage
Symbol
V
AA
T
A
R
L
V
REF
Min
4.75
0
1.14
Typ
5.00
Max
5.25
+70
Units
Volts
°C
Ω
Volts
37.5
1.235
1.26
–4–
REV. B
ADV7121/ADV7122
ABSOLUTE MAXIMUM RATINGS
1
V
AA
to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7 V
Voltage on Any Digital Pin . . . . . GND –0.5 V to V
AA
+ 0.5 V
Ambient Operating Temperature (T
A
) . . . . . . . . 0°C to +70°C
Storage Temperature (T
S
) . . . . . . . . . . . . . . –65°C to +150°C
Junction Temperature (T
J
) . . . . . . . . . . . . . . . . . . . . +150°C
Soldering Temperature (5 secs) . . . . . . . . . . . . . . . . . . . 220°C
Vapor Phase Soldering (1 minute) . . . . . . . . . . . . . . . . . 220°C
IOR, IOB, IOG to GND
2
. . . . . . . . . . . . . . . . . . . 0 V to V
AA
NOTES
1
Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those listed in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
2
Analog output short circuit to any power supply or common can be of an indefinite
duration.
PIN CONFIGURATIONS
DIP (N-40A) Package
G0
PLCC (P-44A) Package
R6
R7
R8
R9
R5
R4
R3
R2
R1
R0
39 FS ADJUST
38 V
REF
37 COMP
36 IOR
35 IOG
34 V
AA
33 V
AA
32 IOB
31 GND
30 GND
29 CLOCK
18 19 20 21 22 23 24 25 26 27 28
ESD SENSITIVE DEVICE
R6 1
R7 2
R8 3
R9 4
G0 5
G1 6
G2 7
G3 8
G4 9
G5 10
G6 11
G7 12
G8 13
G9 14
V
AA
15
B0 16
B1 17
B2 18
B3 19
B4 20
40 R5
39 R4
38 R3
37 R2
36 R1
35 R0
34 FS ADJUST
G1
G2
G3
7
8
9
6
5
4
3
2
1
44 43 42 41 40
G4 10
G5 11
G6 12
G7 13
G8 14
G9 15
BLANK 16
SYNC 17
ADV7121 DIP
TOP VIEW
(Not to Scale)
33 V
REF
32 COMP
31 IOR
30 IOG
29 V
AA
28 IOB
27 GND
26 CLOCK
25 B9
24 B8
23 B7
22 B6
21 B5
ADV7122 PLCC
TOP VIEW
(Not to Scale)
B0
B2
B5
B4
B7
B1
B3
B6
ORDERING GUIDE
Model
Speed
Temperature
Range
*
Package
Description
Package
Option
ADV7121KN80
ADV7121KN50
ADV7121KN30
ADV7122KP80
ADV7122KP50
ADV7122KP30
80 MHz
50 MHz
30 MHz
80 MHz
50 MHz
30 MHz
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
0°C to +70°C
40-Pin Plastic DIP
40-Pin Plastic DIP
40-Pin Plastic DIP
V
AA
44-Lead Plastic Leaded Chip Carrier (PLCC) P-44A
44-Lead Plastic Leaded Chip Carrier (PLCC) P-44A
44-Lead Plastic Leaded Chip Carrier (PLCC) P-44A
48-Lead Thin Quad Flatpack (TQFP)
48-Lead Thin Quad Flatpack (TQFP)
ST-48
ST-48
ADV7122KST50 50 MHz
ADV7122KST30 30 MHz
*Industrial Temperature range (–40°C to +85°C) parts are also available to special ranges. Please contact your local Analog Devices
representative.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the ADV7121/ADV7122 feature proprietary ESD protection circuitry, permanent
damage may occur on devices subjected to high energy electrostatic discharges. Therefore, p roper
ESD precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
REV. B
–5–
B8
N-40A
N-40A
N-40A
B9
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

ADV7122KSTZ30 Related Products

ADV7122KSTZ30 ADV7122KPZ30 ADV7122KPZ50 ADV7122KPZ80
Description IC PARALLEL, WORD INPUT LOADING, 10-BIT DAC, PQFP48, 1.40 MM HEIGHT, PLASTIC, TQFP-48, Digital to Analog Converter IC TRIPLE, PARALLEL, 8 BITS INPUT LOADING, 10-BIT DAC, PQCC44, PLASTIC, LCC-44, Digital to Analog Converter IC TRIPLE, PARALLEL, 8 BITS INPUT LOADING, 10-BIT DAC, PQCC44, PLASTIC, LCC-44, Digital to Analog Converter IC TRIPLE, PARALLEL, 8 BITS INPUT LOADING, 10-BIT DAC, PQCC44, PLASTIC, LCC-44, Digital to Analog Converter
Is it lead-free? Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to
Maker ADI ADI ADI ADI
Parts packaging code QFP LCC LCC LCC
package instruction LFQFP, PLASTIC, LCC-44 PLASTIC, LCC-44 PLASTIC, LCC-44
Contacts 48 44 44 44
Reach Compliance Code compliant unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99
Converter type D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER
Enter bit code BINARY BINARY BINARY BINARY
Input format PARALLEL, WORD PARALLEL, 8 BITS PARALLEL, 8 BITS PARALLEL, 8 BITS
JESD-30 code S-PQFP-G48 S-PQCC-J44 S-PQCC-J44 S-PQCC-J44
JESD-609 code e3 e3 e3 e3
length 7 mm 16.5862 mm 16.5862 mm 16.5862 mm
Maximum linear error (EL) 0.1953% 0.195% 0.195% 0.195%
Humidity sensitivity level 3 3 3 3
Number of digits 10 10 10 10
Number of functions 1 3 3 3
Number of terminals 48 44 44 44
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LFQFP QCCJ QCCJ QCCJ
Package shape SQUARE SQUARE SQUARE SQUARE
Package form FLATPACK, LOW PROFILE, FINE PITCH CHIP CARRIER CHIP CARRIER CHIP CARRIER
Peak Reflow Temperature (Celsius) 260 260 260 260
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.6 mm 4.57 mm 4.57 mm 4.57 mm
Nominal supply voltage 5 V 5 V 5 V 5 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn)
Terminal form GULL WING J BEND J BEND J BEND
Terminal pitch 0.5 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location QUAD QUAD QUAD QUAD
Maximum time at peak reflow temperature 40 40 40 40
width 7 mm 16.5862 mm 16.5862 mm 16.5862 mm
Encapsulate equivalent code - LDCC44,.7SQ LDCC44,.7SQ LDCC44,.7SQ
power supply - 5 V 5 V 5 V
Maximum slew rate - 125 mA 125 mA 125 mA

Recommended Resources

Decibel meter circuit diagram

One of the dual-tone electronic doorbell circuits

Typical application circuit diagram of UCC3889

Battery charge and discharge monitoring circuit diagram

X type silicon pressure sensor transmitter circuit

HT16500 voice integrated chip

Phase-locked loop output clock cannot be used. Please help
I am doing an Ethernet IP experiment on a stratix iigx development board. I use the Ethernet IP core and call the alt2gxb core. Because I need a 125M clock, which is not available on the development b...
eeleader FPGA/CPLD
How to implement XIP in wince6?
I read some articles online that said if you want to implement a hive registry, you need to implement a xip file system. I took a look and found that I did not find XIPKERNEL.bin after compiling, but ...
KKKK111 Embedded System
LED light emitting diode characteristic test (I)
[color=black][color=rgb(17,17,17)][font=宋体][size=14px]An LED[color=rgb(17,17,17)][font=宋体][size=14px] characteristic test system was built using conventional experimental instruments. The LED's volt-a...
qwqwqw2088 LED Zone
Newbie help
I am learning ARM by myself now and now I have a problem. Why can't I connect the development board (friendlyarm mini2440) to the PC (laptop) directly? I downloaded U-boot and all IPs can be pinged. W...
彩色哥 Linux and Android
June 4 live broadcast review: TI wireless training live broadcast (including video, PPT)
Live broadcast time: June 4, 13:30-17:30Live broadcast topic: TI wireless product development training Watch replay: Click here to viewSpeech document: 1. TI Wireless Connectivity Product Features and...
nmg Wireless Connectivity
Show the process of WEBENCH design + portable 12W charger for electric vehicle power supply
The 48V battery of an electric bicycle is used for power supply, and the output is 5.2V/2.4A. The input parameters of the IC selected are from the Simple Switcher series as followsThere are only two r...
tianshuihu Analogue and Mixed Signal
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. SOMC1603220KGEA
  2. Z35092211109F6A000
  3. T380N36TOC
  4. FP20216151261AJBFW
  5. TMM-131-04-F-S-SM-05-P-M
  6. 7930T62DTA
  7. RM222-070-632-9066
  8. PTN2010K9880DGW0
  9. CJ78L15(SOT89-3)
  10. A3961WVA-13P-V0-BK-C1323D437
  11. B3961AW-7P-G
  12. ESD13.5600F20M25F

Popular Articles

  1. Liang Weiqiang from GAC Research Institute: The core electronic architecture of smart cars is accelerating its evolution towards a centralized architecture
  2. Infineon CEO: Raising chip prices "Too low transaction prices will reduce the motivation to expand production
  3. How to use the battery internal resistance tester_Test principle of the battery internal resistance tester
  4. Directly view the compiled code size in IAR software
  5. Single digital tube displays 4x4 matrix buttons
  6. Share tiny4412, emmc burning u-boot, support fastboot mode burning emmc
  7. Introduction to Tiny4412 Interrupts
  8. OPPO "chip manufacturing", small steps and fast progress
  9. PHEV soft-pack lithium iron battery
  10. Porting u-boot-2010.09 to S3C2440 (VI) - Calculation of SDRAM address and capacity

Technical ResourceMore

  1. Circuit diagram of Newman GPS-E666 navigator
  2. FM3817 Bluetooth module information
  3. How to burn M8 and T26 via parallel port
  4. bluetooth specification download
  5. Methods for SIP protocol performance testing
  6. Implementing Fast Fourier Transform Using the MAXQ2000 Microcontroller
  7. NSJS16R1 Learning Board Quick Learning Guide
  8. Principle and Application of Eight-Channel 13-Bit Digital-to-Analog Converter MAX547
  9. LED display driving technology discussion: AC response
  10. VD4 circuit breaker opening and closing anti-tripping technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1635  2624  308  1535  2358  33  53  7  31  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号