EEWORLDEEWORLDEEWORLD

Part Number

Search

531QB1331M00DG

Description
CMOS/TTL Output Clock Oscillator, 1331MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531QB1331M00DG Overview

CMOS/TTL Output Clock Oscillator, 1331MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QB1331M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1331 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Ask a question about AD
I converted a sine wave into a digital signal and stored it in the memory. When I read it out, the two waveforms always do not overlap. How can I solve the phase difference? :surrender:...
cfg Microcontroller MCU
I would like to ask how to make all 8 LEDs bright when driven by MAX7219?
About the display of max7219 I am an electronics enthusiast. Recently I have a MAX7219 chip. I want to program it with 89C2051 to see how it works. But it doesn't work. I think there is no problem, bu...
taoweiwen Embedded System
I want to buy an ARM development board, please give me some advice
I have almost finished learning 51 single-chip microcomputers. My major is electronic information science and technology. I want to develop in the direction of embedded development in the future. I wa...
泥巴 ARM Technology
Verilog program for adaptive filtering
module fir_lms(clk, reset, x_in, d_in, e_out, y_out, f0_out, f1_out); . d5 R9 [ |0 k) E[size=0px]; s) r7 }7 Q( \* L; ?5 H[/size] parameter W1 = 8, // ???????[size=0px], ~! s' \, R e+ Q" H[/size] W2 = ...
eeleader FPGA/CPLD
What is a wireless module encapsulating TCP/IP protocol?
Does Siemens' MC3i encapsulate TCP/IP? What is the concept of encapsulation? I found that some so-called GPRS Modems that encapsulate TCP/IP protocol are no different from the mc39i dial-up Internet a...
sjx2002 Embedded System
I'm new here and I hope you can help me
I am a junior studying software engineering and have to choose between two directions: embedded and database. I heard that embedded is very good, but it is difficult to get started. If the school is n...
dengf Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 157  2262  2124  1314  2012  4  46  43  27  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号