531QB1042M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531QB1042M00DGR

531QB1042M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1042MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531QB1042M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1042MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QB1042M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1042 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

STK1039 power amplifier circuit diagram

Micro radio production circuit

Quick circuit check for external function generator

Colpitts oscillator

Star brand SBT-180 Hongyun dimming writing desk lamp circuit diagram

Boiler induced draft fan circuit (1)

How are short and open defined on RF? Thanks: How are short and open defined in RF? Thanks. It seems to be very different from the short and open in low frequency as we understand them. Can an expert explain it in detail?...; debugme RF/Wirelessly

A few small questions about the host computer...: 1. Does anyone have the source code for the demo? 2. What is the Code Composer Essentials 2.0 that comes with the CD? Is it a compiler software similar to VC? Does it have any advantages? Has anyone d...; k410533234 Microcontroller MCU

The camera under WinCE can display images normally, but the screen is distorted when taking photos: Samsung 2440 WinCE CameraTest test program can display images normally on my development board, but the BMP image saved after taking a photo is distorted. I don't know where to start, please give me s...; hoyden Embedded System

How do you know what power dissipation you need to choose for a diode in a circuit?: There is no specific circuit mentioned, but I just studied the parameters of the diode and found that the power dissipation parameter seems to be around 1W. Assuming a reverse connection protection ci...; sky999 PCB Design

100 classic questions and answers for Siemens S7-300 PLC from entry to mastery: 1: How can you avoid "communication failure" messages when using CPU 315F and ET 200S? With CPU S7 315F, ET 200S and fail-safe DI/DO modules, you call the fail-safe program of OB35. In addition, you h...; eeleader Industrial Control Electronics

Intel FPGA 2019 Engineer Application Video: 2019 Intel FPGA Engineer Application Video! The content mainly focuses on the troubles of FPGA engineers, and teaches everyone how to solve some common problems and imparts tips.Let’s take a look at w...; EE大学堂 Training Edition

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components