530RA81M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530RA81M0000DGR

530RA81M0000DGR: DescriptionLVPECL Output Clock Oscillator, 81MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RA81M0000DGR Overview

LVPECL Output Clock Oscillator, 81MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RA81M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	81 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Qorvo adds GaN power amplifier

Sasson brand BC-203 refrigerator circuit

555 loop timing circuit

Metal probe water level controller

555 fish tank water temperature automatic heating control circuit

20 kbit optical cable receiving circuit

Leverage the advantages of LDO and DC/DC converters: Whether it is a discrete or integrated power management solution, it will eventually be implemented in the details of the progress to achieve the goal of fully utilizing the power. In terms of compreh...; zbz0529 Power technology

When using gprs to transfer data, should I use dtu or modem?: I want to transfer the 232 data collected by the microcontroller on site to the upper computer; I plan to use GPRS for intermediate transmission. Now I plan to buy a module, but I heard from someone t...; spy183 Embedded System

Why does the forward and reverse rotation of a stepper motor vary in speed?: I wrote a program to control a stepper motor. I change the direction of the motor by changing the flag value. But why is there a clear inconsistency between the two directions? #include unsigned char ...; li139 Embedded System

What are the problems with compiling a program on wm5 on wince5.0? ? Urgently asking: I compiled the program successfully from wm5 platform, but when the platform is changed to standersdk500, the problem "MFC requires WINVER to be #defined to 0x0400 or greater" appears. How to solve it...; fayshaw Embedded System

5. Serial port debugging: 1. Set the external clock. 1. Set the external crystal oscillator: ... 12M crystal oscillator is set to 12MHZ [/font][/color][/align][align=left][font=Times New Roman][color=#000000] [/color][/font][/...; muter999 stm32/stm8

【NUCLEO-L552ZE Review】- 7 : EXTI - One unexpected thing after another: [i=s]This post was last edited by MianQi on 2021-3-3 11:41[/i]This time we tested EXTI, the external interrupt. The experimental process is as follows: NUCLEO-L552ZE-Q's external interrupt No. 13 is f...; MianQi stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components