EEWORLDEEWORLDEEWORLD

Part Number

Search

HY51V4403BSLR-80

Description
Fast Page DRAM, 1MX4, 80ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, REVERSE, TSOP2-26/24
Categorystorage    storage   
File Size470KB,18 Pages
ManufacturerSK Hynix
Websitehttp://www.hynix.com/eng/
Download Datasheet Parametric View All

HY51V4403BSLR-80 Overview

Fast Page DRAM, 1MX4, 80ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, REVERSE, TSOP2-26/24

HY51V4403BSLR-80 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerSK Hynix
Parts packaging codeTSOP2
package instructionTSOP2-R, TSOP24/26,.36
Contacts26
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFAST PAGE
Maximum access time80 ns
Other featuresRAS ONLY/CAS BEFORE RAS/HIDDEN/SELF REFRESH
I/O typeCOMMON
JESD-30 codeR-PDSO-G24
JESD-609 codee0
length17.14 mm
memory density4194304 bit
Memory IC TypeFAST PAGE DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals24
word count1048576 words
character code1000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1MX4
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2-R
Encapsulate equivalent codeTSOP24/26,.36
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
refresh cycle1024
reverse pinoutYES
Maximum seat height1.2 mm
self refreshYES
Maximum standby current0.00015 A
Maximum slew rate0.07 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
[TI's first low-power design competition] MSP430FR5969 pinout
[i=s]This post was last edited by lonerzf on 2014-10-5 19:55[/i] Taking advantage of the holiday, I quickly started designing the expansion board for MSP430FR5969. However, I was confused right from t...
lonerzf Microcontroller MCU
FPGA Development Guide - Timing Constraints
...
至芯科技FPGA大牛 FPGA/CPLD
Download Vxworks Image via serial port
I want to download the image file to the target machine through the serial port. The config.h file is configured as follows: #define DEFAULT_BOOT_LINE "tsfs(0,0)PC-12032051:/vxWorks There is only one ...
gyudi Real-time operating system RTOS
A dynamic picture to show you how to use Fourier transform
...
qinkaiabc Analogue and Mixed Signal
Here I am again..WINCE 6.0 LOGO and progress bar progress issue
Question 1: I want to modify the startup LOG of my WINCE 6.0 system. I converted a [b]JPEG image[/b] into a .C file and copied it to Bitmap.C in SRC\BOOTLOADER\EBOOT, const unsigned char ScreenBitmap[...
huangnian Embedded System
USB flash drive firmware program formatting problem
When developing a USB flash drive firmware program, I don't know what action the USB flash drive should take after receiving the format command? What is the principle and process of formatting? Thank ...
zhushuping Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 679  162  2196  2741  941  14  4  45  56  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号