530QC1252M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530QC1252M00DG

530QC1252M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1252MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QC1252M00DG Overview

CMOS/TTL Output Clock Oscillator, 1252MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QC1252M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1252 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Single solar battery charger working circuit

Micropower low dropout adjustable integrated voltage regulator application circuit 02

Electrical schematic diagram of M7130 horizontal axis giant table surface grinder

ISD1016A voice recording and playback circuit

Magnetic angle displacement sensor circuit

Telephone automatic dialing voice alarm circuit diagram

My STM microcontroller software simulation can send data, why can't the hardware data be sent?: 具体程序如下：///******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/ //******************************* //******************************** //*********************************** #in...; caoyonglu0525 stm32/stm8

Fairchild takes you through USB Type-C development: [align=left][font=微软雅黑][size=4]USB Type-C is here, gamers are happy, but are engineers happy? [/size][/font][/align] [align=left][font=微软雅黑][size=4]Have engineers found that "it is indeed difficult to...; EEWORLD论坛 Integrated technical exchanges

STM32 timer refresh setting problem: The application is to set a timer to a certain time, and then determine the next timer in the timer interrupt. When I used AVR before, I felt that it was very convenient to refresh the timer value. If...; mark0908 stm32/stm8

Network communication problems: Due to work needs, the company bought a set of STM32F767 development boards, which has an Internet port experiment. Our company makes test machines and needs to communicate with computers via the Inte...; chenbingjy stm32/stm8

How to read the model of FLASH chip and identify its capacity: As the title says, what is the size of a FLASH? For example, what is the size of the SST 39VF6401B chip? Can anyone passing by give me some advice?...; ttdatazx Mobile and portable

PID circuit requires high precision, how to reduce noise: Can attaching copper to both sides of a PCB and grounding it together with the circuit reduce noise?...; PCB板 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components