BLM18BD421SN1B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> filter> BLM18BD421SN1B

BLM18BD421SN1B: DescriptionFerrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0603, 2 PIN; CategoryAnalog mixed-signal IC filter; File Size472KB，62 Pages; ManufacturerMurata; Websitehttps://www.murata.com; Environmental Compliance

Download Datasheet Parametric View All

BLM18BD421SN1B Overview

Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0603, 2 PIN

BLM18BD421SN1B Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Murata
package instruction	EIA STD PACKAGE SIZE 0603, 2 PIN
Reach Compliance Code	compliant
ECCN code	EAR99
Samacsys Description	BLM18_N1B Series EMI Suppression Filter 420Ω±25% at 100MHz 250mA @85℃
Other features	BAG
shell code	0603
structure	Chip Bead
Maximum DC resistance	0.55 Ω
filter type	FERRITE CHIP
maximum frequency	100 MHz
minimum frequency	100 MHz
high	0.8 mm
JESD-609 code	e3
length	1.6 mm
Material	Ferrite
Installation type	SURFACE MOUNT
Number of functions	1
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output impedance	420 OHM Ω
method of packing	BULK
physical size	L1.6XB0.8XH0.8 (mm)/L0.063XB0.031XH0.031 (inch)
Rated current	0.2 A
Terminal surface	Tin (Sn)
width	0.8 mm

Preview

Download Datasheet

View All

MAX 7000

Programmable Logic

Device Family

Data Sheet

March 2001, ver. 6.1

Features...

High-performance, EEPROM-based programmable logic devices

(PLDs) based on second-generation MAX

architecture

5.0-V in-system programmability (ISP) through the built-in

IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in

MAX 7000S devices

–

ISP circuitry compatible with IEEE Std. 1532

Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S

devices

Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S

devices with 128 or more macrocells

Complete EPLD family with logic densities ranging from 600 to

5,000 usable gates (see

Tables 1

and

5-ns pin-to-pin logic delays with up to 175.4-MHz counter

frequencies (including interconnect)

PCI-compliant devices available

For information on in-system programmable 3.3-V MAX 7000A or 2.5-V

MAX 7000B devices, see the

MAX 7000A Programmable Logic Device Family

Data Sheet

or the

MAX 7000B Programmable Logic Device Family Data

Sheet.

Table 1. MAX 7000 Device Features

Feature

Usable

gates

Macrocells

Logic array

blocks

Maximum

user I/O pins

(ns)

FSU

(ns)

CO1

(ns)

CNT

(MHz)

EPM7032

600

2.5

151.5

EPM7064

1,250

2.5

151.5

EPM7096

1,800

7.5

4.5

125.0

EPM7128E

2,500

128

100

7.5

4.5

125.0

EPM7160E

3,200

160

104

100.0

EPM7192E

3,750

192

124

90.9

EPM7256E

5,000

256

164

90.9

Altera Corporation

A-DS-M7000-06.1

Recommended Resources

The ammeter is connected to the circuit through the current transformer phase switch and switches a

Voice controlled lighting circuit.gif

555 constitutes a 1h timing socket

JLS-2 grain moisture meter circuit

Haier WQP3-1 household fully automatic dishwasher circuit diagram

555 chasing light controller circuit

Can the STC chip still be used? Requires purchase of the entire disk: I 14:24:20There is no difference between 50 pieces and 100 piecesSTC 14:25:53The price is the sameSTC 14:26:02But you have to buy the whole plateSTC 14:26:09160 per plateI 14:26:28How many pieces are ...; kangkls Domestic Chip Exchange

ARM7 PCOND assigns value to the control register of port D.: ARM7 PCOND port D control register assignment problem. S3C44B0X GPIO port D rPCOND |= 0x01 can not make PCOND's lowest bit 1, what's the matter? The syntax is completely correct. But if rPCOND = 0x01 ...; ROCKLI202 ARM Technology

What are the causes of PCB board welding defects?: What are the causes of PCB board welding defects? In order to ensure the overall quality of PCB boards, excellent solder should be used during the production process to improve the solderability of PC...; 就某个水呀 PCB Design

Questions about PCB design: I recently drew two boards, one is a digital input and output board (board 1), and the other is a control board (including analog input and output, board 2), which is responsible for controlling the o...; putian Embedded System

Computer storage expansion: Assume that the CPU has 16 address lines and 8 data lines, and uses MREQ as the control signal (low level is valid) and WR as the read and write control signal (high level read, low level write). The ...; gobbs Embedded System

Principle of piezoelectric materials: Principle of piezoelectric materials...; fighting Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components