BLM18BB221SN1J datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> filter> BLM18BB221SN1J

BLM18BB221SN1J: DescriptionFerrite Chip, 1 Function(s), 0.45A, EIA STD PACKAGE SIZE 0603, 2 PIN; CategoryAnalog mixed-signal IC filter; File Size472KB，62 Pages; ManufacturerMurata; Websitehttps://www.murata.com; Environmental Compliance

Download Datasheet Parametric View All

BLM18BB221SN1J Overview

Ferrite Chip, 1 Function(s), 0.45A, EIA STD PACKAGE SIZE 0603, 2 PIN

BLM18BB221SN1J Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Murata
package instruction	EIA STD PACKAGE SIZE 0603, 2 PIN
Reach Compliance Code	compliant
ECCN code	EAR99
Samacsys Description	BLM18_N1J Series EMI Suppression Filter 220Ω±25% at 100MHz 450mA @85℃
Other features	MONOLITHIC TYPE
shell code	0603
structure	Chip Bead
Maximum DC resistance	0.45 Ω
filter type	FERRITE CHIP
maximum frequency	100 MHz
minimum frequency	100 MHz
high	0.8 mm
JESD-609 code	e3
length	1.6 mm
Material	Ferrite
Installation type	SURFACE MOUNT
Number of functions	1
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output impedance	220 OHM Ω
method of packing	TAPE
physical size	L1.6XB0.8XH0.8 (mm)/L0.063XB0.031XH0.031 (inch)
Rated current	0.45 A
Terminal surface	Tin (Sn)
width	0.8 mm

Preview

Download Datasheet

View All

MAX 7000

Programmable Logic

Device Family

Data Sheet

March 2001, ver. 6.1

Features...

High-performance, EEPROM-based programmable logic devices

(PLDs) based on second-generation MAX

architecture

5.0-V in-system programmability (ISP) through the built-in

IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in

MAX 7000S devices

–

ISP circuitry compatible with IEEE Std. 1532

Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S

devices

Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S

devices with 128 or more macrocells

Complete EPLD family with logic densities ranging from 600 to

5,000 usable gates (see

Tables 1

and

5-ns pin-to-pin logic delays with up to 175.4-MHz counter

frequencies (including interconnect)

PCI-compliant devices available

For information on in-system programmable 3.3-V MAX 7000A or 2.5-V

MAX 7000B devices, see the

MAX 7000A Programmable Logic Device Family

Data Sheet

or the

MAX 7000B Programmable Logic Device Family Data

Sheet.

Table 1. MAX 7000 Device Features

Feature

Usable

gates

Macrocells

Logic array

blocks

Maximum

user I/O pins

(ns)

FSU

(ns)

CO1

(ns)

CNT

(MHz)

EPM7032

600

2.5

151.5

EPM7064

1,250

2.5

151.5

EPM7096

1,800

7.5

4.5

125.0

EPM7128E

2,500

128

100

7.5

4.5

125.0

EPM7160E

3,200

160

104

100.0

EPM7192E

3,750

192

124

90.9

EPM7256E

5,000

256

164

90.9

Altera Corporation

A-DS-M7000-06.1

Recommended Resources

One of the reverse braking circuits for forward and reverse operation

Electrical schematic circuit of M7120A horizontal axis giant table surface grinder with improved precision

Anti-theft remote control doorbell

555 film projection automatic protection shutdown circuit

17. Power supply circuit diagram of AST-TE1438 EGA color display

Computer motherboard circuit diagram 815 1_27

Seeing that many netizens in the forum are troubled by "blind dates", I would like to share a trick:): "During Liu Bei's lectures and forums, there was a female fan nicknamed "Little Sweetheart" who always sat in the front row to listen to the lectures and ask questions. "Excuse me, Mr. Liu," "Excuse m...; 小志 Talking

Expert, please help me take a look: Can someone tell me the program... 2812 and AD7928... What does it mean... /* //Read ADC conversion result: AdcValueInt[0]=AdcOpr(0x8330); //Set channel 0 AdcValueInt[0]=AdcOpr(0x8730); //Read channel...; guizilai DSP and ARM Processors

[Blood Oximeter] Disassembly Part 5 Product Disassembly: Finally, it can be disassembled. Here are the pictures. Open the battery cover and you can see a little glue, which will be introduced later.For the power connection, two batteries are connected in se...; yichun417 Making friends through disassembly

What should I pay attention to when embedding?: I am a software major and want to develop into embedded systems. What should I pay attention to when working on embedded systems? What are the best books to study?...; Justin.YC Embedded System

Designing UART with FPGA/CPLD: [b]Abstract[/b]: UART is a widely used serial data communication circuit. This design includes a UART transmitter, receiver and baud rate generator. The design applies EDA technology to design and imp...; maker FPGA/CPLD

Practical radio design——Yuan Jie: [font=PMingLiU] [/font] [font=PMingLiU]Directory[/font] [font=PMingLiU]Chapter[/font]1[font=PMingLiU][/font] [font] =PMingLiU]Basics of Radio Design[/font] [font=PMingLiU]Chapter[/font]2[font=PMingLiU...; fish001 RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components