54122-108-56-0850 datasheet, PDF

54122-108-56-0850: DescriptionBoard Stacking Connector, 56 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size118KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-108-56-0850 Overview

Board Stacking Connector, 56 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.335 inch
body length	5.6 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (30)/NICKEL PALLADIUM GOLD
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	56
UL Flammability Code	94V-0

PDM: Rev:H

STATUS:

Released

Printed: Jun 04, 2008

stratix iiiFPGA development board: I'm currently studying FPGA related content in a project. Now I have a development board but I don't have a schematic diagram of the development board. I'm disappointed. How can I develop without a ci...; lidalin FPGA/CPLD

About the matching problem between protocol stack and hardware resources: Zigbee protocol is a general concept. It is actually a series of protocol standards and specifications, not actual codes, and of course it cannot be actually used. So far, three versions have been rel...; 黑梨 RF/Wirelessly

Parametric Amplifier: Parametric amplifiers have great advantages. In the early days when semiconductor devices were at a very low level, they were used as low-noise circuits and occupied a very important position in the R...; dontium RF/Wirelessly

The exported SDK is installed under EVC and an error occurs: The exported SDK is installed under EVC. After setting it in TOOL/OPTIONS/directories, when compiling a program, a prompt appears: error: Connection was not created. The program itself has 0 errors an...; aofa Embedded System

Electricians need to be familiar with application tips: Skillful use of low-voltage test pen Low-voltage test pen is an auxiliary safety tool commonly used by electricians. It is used to check whether conductors below 500V or the shells of various electric...; aq2 Industrial Control Electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components